파일 다운로드

파일명: A Way to Meet Bandwidth and Capacity Needs of Next Generation Main Memory Systems

Signal integrity issues pose a challenge to increasing the data rates of single ended systems. This paper presents techniques that help in increasing the data rates of next generation main memory systems to 1600-3200 Mbps range without sacrificing memory capacity, increasing power consumption, and switching to differential signaling by optimizing the memory system design from the controller PHY to the memory PHY. FlexPhase™ timing adjustment eliminates the need to match data path trace lengths. Dynamic point-to-point signaling topology allows increase in memory capacity without compromising the high data rate. FlexClocking™ and Near Ground Signaling are utilized to reduce IO signaling power.

Read more...

지금 다운로드: 110131_designcon_kollipara.pdf