下載檔案

檔名: DDR Memory Controller Interface Brief

As the computational power of silicon chips continues to ramp, memory interfaces become increasingly critical to system performance. As a result, the signaling frequencies of mainstream DDR DRAMs have steadily increased, making the memory interface more challenging to design. Maintaining signal integrity at higher frequencies requires precision circuit, package, and system design. Current DDR2 memory interfaces need features such as on-chip delaylocked loops, calibrated output drivers, and on-die termination.

Read more...

立即下載: ddr_controller.pdf