Follow Us:
Follow us on LinkedIn Follow us on Twitter Like us on Facebook Subscribe to our channel on YouTube Follow us on Tumblr
Share This:
| More

XIO 2 Controller IO Cell

XIO 2 Cell

The XIO 2 cell is a high-performance, power-efficient controller for XDR™2 DRAM devices. Using 32X Data Rate signaling technology, initial controller designs are capable of speeds of 9.6Gbps, with scalability up to 20Gbps. Each memory channel of the XIO 2 controller cell can support a sustained bandwidth of up to 51.2GB/s per XDR 2 DRAM device.

The XIO 2 controller can be configured for multiple memory channels, each supporting from one to four XDR 2 devices. This highly scalable architecture provides the necessary bandwidth and capacity for the demanding requirements of gaming, graphics and multi-core computing systems.

XIO 2 Controller IO Cell

Each macro for the XIO 2 controller IO cell is composed of 4 differential request (RQ) links, a control block (CTL) and a variable number of 8-bit data blocks (DQ). The RQ links provide address and control information to the memory subsystem. The CTL block performs register access, initialization, maintenance and testability functions. Each DQ is capable of transmitting and receiving data at up to 20Gbps.

Enhanced FlexPhase™ circuits allow arbitrary per-pin transmit and receive data phases on the DQ links and arbitrary per-pin transmit phases on the RQ links, eliminating the need for trace length matching of these high-speed signals. Employing the industry's first Fully Differential Memory Architecture (FDMA), the XIO 2 cell operates the RQ and DQ links at full speed using ultra-low voltage Differential Rambus Signaling Level (DRSL). In combination, these Rambus innovations deliver the benefits of both improved signal integrity and lower power.

Bi-modal XIO

The bi-modal XIO 1/2 memory controller has been optimized to deliver high performance at superior power efficiency. Capable of supporting both XDR and XDR 2 DRAM, the bi-modal XIO1/2 memory controller is 3.5 times more power efficient than a GDDR5 memory controller. In XDR mode, the bi-modal XIO controller cell transmits at data rates of 3.2 to 7.2Gbps to XDR DRAM. When signaling in XDR 2 mode, the bi-modal XIO transmits at data rates of 8-10Gbps and beyond.

The bi-modal XIO1/2 controller is scalable across a broad range of data rates, while constantly maintaining its superior power efficiency. This ground-breaking combination of power efficiency and performance make the XDR and XDR 2 memory architectures a great solution for multi-core computing, graphics, gaming and consumer electronics.