Found 212 Results

RT-63x Programmable Root of Trust Family

https://www.rambus.com/security/root-of-trust/rt-63x/

RT-63x Programmable Root of Trust Family With Quantum Safe Cryptography Contact Us The Rambus RT-63x Root of Trust IP are fully programmable FIPS 140-3 compliant hardware security cores with optional Quantum Safe security by design for data center, AI/ML, as well as general purpose semiconductor applications. They protect against a wide range of hardware and […]

MIPI Controller IP

https://www.rambus.com/interface-ip/mipi/

MIPI Controller IP Providing high-bandwidth interconnect performance for sensors and displays Contact Us MIPI CSI-2 & MIPI DSI-2 Controller IP Silicon-proven, high-performance MIPI® CSI-2® and DSI-2SM controller cores are optimized for use in SoCs, ASICs and FPGAs. An available MIPI testbench provides the capability for end-to-end simulations of MIPI designs. Secure Site Login Solution Product […]

CXL Controller IP

https://www.rambus.com/interface-ip/cxl/

Compute Express Link (CXL) Controller IP Delivering high-bandwidth cache-coherent interconnect performance Contact Us CXL Controller IP Rambus high-performance Compute Express Link®™ (CXL®™) 3.0 and 2.0 controllers are optimized for use in SoCs, ASICs and FPGAs. These industry-leading solutions for high-performance interfaces address AI/ML, data center and edge applications. Explore ProductsCXL ControllerCCIX ControllerCXL Interconnect Subsystem Version […]

PCI Express Controller IP

https://www.rambus.com/interface-ip/pci-express/

PCI Express (PCIe) Controller IP Delivering high-bandwidth interconnect performance Contact Us PCI Express Controller IP Rambus silicon-proven, high-performance PCI Express® (PCIe®) 6.1, 5.0, 4.0 and earlier generation digital controllers are optimized for use in SoCs, ASICs and FPGAs. These market-leading solutions for high-performance interfaces address AI/ML, data center and edge applications. Explore ProductsPCIe ControllerPCIe Debug […]

CXL Glossary

https://www.rambus.com/interface-ip/cxl-glossary/

CXL Glossary a | b | c | d | e | f | g | h | i | j | k | l | m | n | o | p | q | r | s | t | u | v | w | x | y | z A A2F An […]

PCIe 6.0 Retimer Controller with CXL Support

https://www.rambus.com/interface-ip/pci-express/pcie6-retimer-controller/

PCIe 6.0 Retimer Controller with CXL Support Contact Us PCI Express® (PCIe®) 6.0 links operating at 64 GT/s using PAM4 signaling have a reach of up to 13 inches at nominal conditions on standard PCBs. Extending trace routing beyond this distance results in higher first bit error rates (FBER) and reduced link efficiency due to […]

VESA DSC 1.2b Decoder for AMD Xilinx FPGAs Product Brief

https://go.rambus.com/vesa-dsc-1-2b-decoder-amd-xilinx-fpgas-product-brief#new_tab

The Rambus VESA® Display Stream Compression (DSC) decoder IP core for AMD Xilinx FPGAs deliver visually lossless video compression performance, enabling designers to handle the growing bandwidth requirements of cutting-edge displays with higher resolutions, faster refresh rates, and greater pixel depths.

VESA DSC 1.2b Decoder for Intel FPGAs Product Brief

https://go.rambus.com/vesa-dsc-1-2b-decoder-intel-fpgas-product-brief#new_tab

The Rambus VESA® Display Stream Compression (DSC) decoder IP core for Intel FPGAs deliver visually lossless video compression performance, enabling designers to handle the growing bandwidth requirements of cutting-edge displays with higher resolutions, faster refresh rates, and greater pixel depths.

VDC-M 1.2 Encoder for AMD Xilinx FPGAs Product Brief

https://go.rambus.com/vesa-vdc-m-1-2-encoder-amd-xilinx-fpgas-product-brief#new_tab

The Rambus VESA VDC-M 1.2 Encoder IP Core for AMD Xilinx FPGAs implements a fully compliant VESA Display Compression-M (VDC-M) 1.2 decoder to deliver visually lossless video compression. The decoder supports various usage models, including typical MIPI Display Serial Interface 2 (MIPI DSI-2) usage models.

VDC-M 1.2 Encoder for Intel FPGAs Product Brief

https://go.rambus.com/vesa-vdc-m-1-2-encoder-intel-fpgas-product-brief#new_tab

The Rambus VESA VDC-M 1.2 Encoder IP Core for Intel FPGAs implements a fully compliant VESA Display Compression-M (VDC-M) 1.2 decoder to deliver visually lossless video compression. The decoder supports various usage models, including typical MIPI Display Serial Interface 2 (MIPI DSI-2) usage models.

Rambus logo