Home > Search
Found 102 Results
Robert H. Dennard co-authored his now-famous paper for the IEEE Journal of Solid State Circuits way back in 1974. Essentially, Dennard and his engineering colleagues observed that as transistors are reduced in size, their power density stays constant. Meaning, power use stays in proportion with area, as both voltage and current scale (downward) with length. […]
Earlier this week, we announced that NVIDIA had licensed Rambus’ Differential Power Analysis (DPA) countermeasures to protect its visual computing products against side-channel attacks. As Nathaniel Mott of Tom’s Hardware reports, Rambus’ countermeasures will help protect NVIDIA’s GPUs from side-channel attacks that steal encryption keys by measuring the power consumption of a device.
Earlier this week, we announced that NVIDIA had licensed Rambus’ Differential Power Analysis (DPA) countermeasures to protect its visual computing products against side-channel attacks. As Nathaniel Mott of Tom’s Hardware reports, Rambus’ countermeasures will help protect NVIDIA’s GPUs from side-channel attacks that steal encryption keys by measuring the power consumption of a device. “Attacks like […]
Rambus designed the countermeasures to protect Nvidia’s GPUs from side-channel attacks that steal encryption keys by measuring a device’s power consumption. Attacks like this can be used to break into protected systems, assist law enforcement…
Ed Sperling of Semiconductor Engineering observes that chipmakers are increasingly relying on architectural and micro-architectural changes as the “best hope” for optimizing power and performance across markets, process nodes and price points. “While discussion about the death of Moore’s Law predates the 1-micron process node, there is no question that it is getting harder for even […]
Esthela Gallardo and Patricia J. Teller have penned an article for HPC Wire that explores the various challenges associated with cross-accelerator performance profiling. As Gallardo and Teller note, high performance computing (HPC) systems are comprised of multiple compute nodes interconnected by a network. “Previously these nodes were composed solely of multi-core processors, but nowadays they also […]
Jeff Dorsch of Semiconductor Engineering recently noted that there are a number of distinct advantages and drawbacks to various compute engines available on the market today. “[For example], CPUs offer high capacity at low latency. GPUs have the highest per-pin bandwidth. And FPGAs are designed to be very general,” writes Dorsch. “But each also has […]
Jeff Dorsch of Semiconductor Engineering recently noted that there are a number of distinct advantages and drawbacks to various compute engines available on the market today. “[For example], CPUs offer high capacity at low latency. GPUs have the highest per-pin bandwidth. And FPGAs are designed to be very general,” writes Dorsch. “But each also has […]
CT-RSA 2017 RSA Conference Cryptographers’ Track San Francisco, February 14-17, 2017 Held in conjunction with RSA Conference USA CT-RSA 2017 Accepted Papers Call for Papers Original research papers pertaining to all aspects of cryptography are solicited. Topics include but are not limited to: Public-key algorithms Symmetric-key algorithms Hash functions and MAC algorithms Random Number Generators […]
The Atari 2600 (or VCS) – which hit the nascent video game market back in 1977 – packed 128 bytes RAM and an 8-bit MOS 6507 CPU clocked at a mere 1.19 MHz. According to Wikipedia, the RAM was tasked with handling run-time data, which included the call stack and the state of the game […]
