At Rambus, we create cutting-edge semiconductor and IP products, providing industry-leading chips and silicon IP to make data faster and safer.
Found 299 Results
Exploring the Impact of AI 2.0 on the Memory Landscape
https://www.rambus.com/blogs/exploring-the-impact-of-ai-2-0-on-the-memory-landscape/Ask the Experts Interview with Dr. Steven Woo AI is a rapidly evolving space. With the meteoric rise of generative AI applications in the past year, we are now firmly in the era of AI 2.0. This is characterized by large language models that place AI into the hands of millions of consumers and […]
New CXL 3.1 Controller IP for Next-Generation Data Centers
https://www.rambus.com/blogs/new-cxl-3-1-controller-ip-for-next-generation-data-centers/The AI boom is giving rise to profound changes in the data center; compute-intensive workloads are driving an unprecedented demand for low latency, high-bandwidth connectivity between CPUs, accelerators and storage. The Compute Express Link® (CXL®) interconnect offers new ways for data centers to enhance performance and efficiency. As data centers grapple with increasingly complex AI […]
Data Center Evolution: The Leap to 64 GT/s Signaling with PCI Express 6.1
https://go.rambus.com/the-leap-to-64gts-signaling-with-pcie6#new_tabThe PCI Express® (PCIe®) interface is the critical backbone that moves data at high bandwidth and low latency between various compute nodes such as CPUs, GPUs, FPGAs, and workload-specific accelerators. With the torrid rise in bandwidth demands of advanced workloads such as AI/ML training, PCIe 6.1 jumps signaling to 64 GT/s with some of the […]
CXL 3.1: What’s Next for CXL-based Memory in the Data Center
https://www.rambus.com/blogs/cxl-3-1-whats-next-for-cxl-based-memory-in-the-data-center/Today (Nov. 14th, 2023) the CXL™ Consortium announced the continued evolution of the Compute Express Link™ standard with the release of the 3.1 specification. CXL 3.1, backward compatible with all previous generations, improves fabric manageability, further optimizes resource utilization, enables trusted compute environments, extends memory sharing and pooling to avoid stranded memory, and facilitates memory […]
Memory Key to Enabling AI: A Recap of AI Hardware Summit
https://www.rambus.com/blogs/focus-on-memory-at-ai-hardware-summit/Last week, I had the pleasure of hosting a panel at the AI Hardware & Edge AI Summit on the topic of “Memory Challenges for Next-Generation AI/ML Computing.” I was joined by David Kanter of MLCommons, Brett Dodds of Microsoft, and Nuwan Jayasena of AMD, three accomplished experts that brought differing views on the importance […]
PCI Express Controller IP
https://www.rambus.com/interface-ip/pci-express/PCI Express (PCIe) Controller IP Delivering high-bandwidth interconnect performance Contact Us PCI Express Controller IP Rambus silicon-proven, high-performance PCI Express® (PCIe®) 7.0, 6.3, 5.0, 4.0 and earlier generation digital controllers are optimized for use in SoCs, ASICs and FPGAs. These market-leading solutions for high-performance interfaces address AI/ML, data center and edge applications. Explore ProductsPCIe ControllerPCIe […]
A Recap of MemCon 2023 with Mark Orthodoxou
https://www.rambus.com/blogs/a-recap-of-memcon-2023-with-mark-orthodoxou/We’re just back from MemCon, the industry’s first conference entirely devoted to all things memory. Running over the course of two days, the conference brought together attendees from across the memory ecosystem. We caught up with Mark Orthodoxou, VP Strategic Marketing for CXL Processing Solutions at Rambus and MemCon keynote speaker. Why is memory so […]
Even More CXL Webinar Q&A!
https://www.rambus.com/blogs/even-more-cxl-webinar-q-and-a/We had such a great response to last week’s More CXL Webinar Q&A blog that we decided to reprise the questions answered live in our webinar How CXL Technology will Revolutionize the Data Center (available on-demand). Hope this provides more insights on the capabilities of Compute Express Link™ (CXL™) technology. Click on a link below […]
AI Hardware Summit Event Recap: Interview with Steven Woo
https://www.rambus.com/blogs/ai-hardware-summit-event-recap-interview-with-steven-woo/The fifth annual AI Hardware Summit was back this month, and for the first time in a couple of years, it took place fully in-person in Santa Clara, California. The world’s leading experts in AI hardware came together over the course of three days to discuss some of the big challenges facing the industry, and […]
CXL™ 3.0 Turns Up Scalability to 11
https://www.rambus.com/blogs/cxl-3-0-turns-up-scalability-to-11/The CXL™ Consortium (of which Rambus is a member) has now released the 3.0 specification of the Compute Express Link™ (CXL) standard. CXL 3.0 introduces compelling new features that promise to increase data center performance, scalability and TCO. CXL has evolved rapidly from its introduction in 2019. The 1.0/1.1 specification enabled prototyping of CXL solutions. […]
