At Rambus, we create cutting-edge semiconductor and IP products, providing industry-leading chips and silicon IP to make data faster and safer.
Found 1303 Results
ZQ Calibration
https://www.rambus.com/chip-interface-ip-glossary/zq-calibration/ZQ Calibration is a process used in DDR (Double Data Rate) SDRAM memory systems—such as DDR3, DDR4, and DDR5—to precisely adjust the on-die termination (ODT) and output driver impedance of the DRAM.
VDC-M (Voltage Droop Control – Memory)
https://www.rambus.com/chip-interface-ip-glossary/voltage-droop-control-memory/VDC-M (Voltage Droop Control for Memory) is a power integrity feature implemented in high-speed memory systems, such as DDR5 and LPDDR5, to detect and mitigate voltage droop events that can compromise data reliability.
TLP (Transaction Layer Packet)
https://www.rambus.com/chip-interface-ip-glossary/transaction-layer-packet/A Transaction Layer Packet (TLP) is the fundamental unit of communication in the PCI Express (PCIe) protocol, used to encapsulate data and control information exchanged between devices. TLPs are generated and processed at the Transaction Layer of the PCIe stack and are responsible for carrying out all high-level PCIe operations, including memory reads/writes, I/O transactions, and configuration accesses.
SoC (System on Chip)
https://www.rambus.com/chip-interface-ip-glossary/system-on-chip/A System on Chip (SoC) is an integrated circuit that consolidates all essential components of a computer or electronic system, including CPU, GPU, memory controllers, I/O interfaces, and often specialized accelerators, onto a single chip
Rambus Announces Departure of Chief Financial Officer
https://www.rambus.com/rambus-announces-departure-of-chief-financial-officer-10-feb-26/SAN JOSE, Calif. – February 10, 2026 – Rambus Inc. (NASDAQ: RMBS), a premier chip and silicon IP provider making data faster and safer, today announced that Desmond Lynch, senior vice president and chief financial officer (CFO), will resign from Rambus effective February 27, 2026, to pursue another opportunity. A formal search has commenced for […]
Simon Blake-Wilson
https://www.rambus.com/leadership/simon-blake-wilson/Dr. Simon Blake-Wilson joined Rambus in January 2026 and currently serves as the Senior Vice President and General Manager of Silicon IP at Rambus. He is responsible for the development and growth of the company’s silicon IP products, driving high-performance, secured memory and interconnect architectural innovation in Data Center and Edge Connectivity applications.
DEEPX, Rambus, and Samsung Foundry Collaborate to Enable Efficient Edge Inferencing Applications
https://www.rambus.com/blogs/deepx-rambus-and-samsung-foundry-collaborate-to-enable-efficient-edge-inferencing-applications/As artificial intelligence (AI) continues to proliferate across industries – from smart cities and autonomous vehicles to industrial automation, robotics, edge servers, and consumer electronics – edge inferencing has become a cornerstone of next-generation computing.
SDRAM
https://www.rambus.com/chip-interface-ip-glossary/sdram/SDRAM is a type of dynamic random access memory (DRAM) that synchronizes its operations with the system bus clock, allowing for predictable and high-speed data access.
RTL (Register Transfer Level)
https://www.rambus.com/chip-interface-ip-glossary/rtl/Register Transfer Level (RTL) is a design abstraction used in digital circuit design that describes the flow of data between hardware registers and the logical operations performed on that data.
Root Port
https://www.rambus.com/chip-interface-ip-glossary/root-port/In PCI Express (PCIe) architecture, a Root Port is a type of port located in the Root Complex, which connects the CPU and memory subsystem to PCIe devices. It initiates PCIe transactions and manages communication between the host system and downstream components such as endpoints, switches, and bridges.
