The HDCP-IP-114 (EIP-114) is IP for accelerating the high-speed cipher operation specified by HDCP 1.x and 2. Designed for fast integration, low gate count and full transforms, the HDCP-IP-114 transform engine provides a reliable and cost-effective embedded IP solution that is easy to integrate into high-speed processing pipelines.
HDCP content protection data path
Up to 20 Gbps HDCP 1.4 & 2.2
Targets HDMI, MHL, HDBaseT or DisplayPort devices
The HDCP-IP-114 HDCPv1.4 & v2.2 content protection datapath engine is a cryptographic accelerator designed to encrypt HDMI, HDBaseT, MHL or DisplayPort video/audio data streams. In addition, the HDCP-IP-114 can offload part of the CPU intensive authentication operations of HDCP1.
The cipher module of the HDCP-IP-114 is suited for HDCP1 and HDCP2 data lane encryption and can achieve throughputs up to 17 Gbps at 540 MHz for DisplayPort or 14.4 Gbps at 600 MHz for HDMI, supporting SD, HD and UHD video streams (up to 4096x2160p60).
Depending on the chosen configuration, the HDCP-IP-114 targets either HDMI, MHL, HDBaseT or DisplayPort devices. For DisplayPort it includes all functionality to replace and adjust the data lane control symbols related to the encryption (DPES). Three DisplayPort configurations are available, supporting 1, 2 or 4 data lanes.
For HDMI it includes generation and detection of encryption status signaling (OESS and EESS).
The HDCP-IP-114 is part of the Rambus HDCP product offering (formerly of Inside Secure) which consists of data lane encryption modules, full HDCP security modules and HDCP software components. Multiple HDCP-IP-114 instances can be controlled by one instance of the VaultIP root of trust security core loaded with HDCP software.
Side-channel attacks conducted against electronic gear are relatively simple and inexpensive to execute. Such attacks include simple power analysis (SPA) and Differential Power Analysis (DPA). As all physical electronic systems routinely leak information, effective side-channel countermeasures should be implemented at the design stage to ensure protection of sensitive keys and data.
Supported content interfaces:
HDCP1 crypto algorithm
HDCP2 crypto algorithm
Secure access of confidential material
DisplayPort or HDMI data path
Upcoming Webinar: AI Requires Tailored DRAM Solutions