



Why LPDDR-Based CAMM Solution



- Compression-Attached Memory Module with LPDDR DRAM for DC server
 - Lower power: No extra ECC die, no internal RMW operation, lower voltage IO, ...
 - Higher capacity: Multi-die PKG without TSV process
 - Easy to build liquid cooling server
- Concerns
 - Reliability: no ECC die/package unlike DDR5 RDIMM
 - Per-pin speed degradation under heavy-load configuration



Memory Bottlenecks for AI Applications

□ Example: LLM KV cache size

- Weight Fixed, but KV cache is proportional to batch-size and context length and needed to be stored
- The size of KV-cache with large batch can surpass the memory capacity of GPU devices



Scaling Memory Capacity and Bandwidth with CXL

- Memory capacity & BW expansion through serial/fabric-interconnect protocol
 - High-capacity: Multi-die stack PKG, Over-commitment (compression)
 - Reliability: Predictive Failure Analysis (PFA), Memory sparing/offlining
 - Low power solution: LPDDR-based media w/ RAIDDR ECC
 - High BW: PCIe Gen7
- Challenges: SW ecosystem to support overcommitment, sharing & Pooling



CMM-D (DRAM Expansion)

SW Requirements for Compression

□ Challenges


- To avoid page poisoning caused by device out-of-memory, the host must proactively monitor device capacity via host-device handshaking and take appropriate actions.

■ Handshaking Interface

- Memory pressure notification
- Setting the pressure-level
- TRIM command

■ Host's actions to secure free memory space

- Mitigation: reclaim device memory
- Prevention: take proactive measures to avoid device OOM




Host-Device Memory Pressure Handling

□ CXL Device operation flow

- ① CXL Device recognizes capacity threshold crossing, i.e., the free space is lower than user-defined threshold
- ② Records the event and then sets Event Status register (Vendor Specific Event or Memory Module Event)
- ③ Trigger an Interrupt to the host

□ Host operation flow


- ④ Read the Event Record from CXL device by sending the Get Event Records command via mailbox
- ⑤ CXL Device Driver logs the event to tracefs¹⁾ (cf. /sys/kernel/tracing)
- ⑥ Tracefs event monitor daemon catches the event, then ⑦ triggers memory management actions



¹⁾ Tracefs filesystem: the filesystem in the Linux kernel that provides user-space interface to kernel's event trace (v4.1~)


Host-side Memory Pressure Handling

- The monitor daemon mitigates pressure and prevents a OOM through following mechanisms.
- Mitigation for pressure on the CXL compressed region
 - Linux kernel init-on-free enabling – ① re-zero memory regions when heap memory is freed
 - Linux kernel free-page-reporting – ② report freed pages in the CXL compressed region, ③ trigger trim/zeroing
 - Proactive page promotion & demotion – ④ hot page promotion w/ DAMON, ⑤ cold page demotion w/ kswapd
 - Direct reclaim – ⑥ enforce direct reclaim by increasing the watermark of the CXL compressed NUMA node
 - Reclaim host-visible CXL memory – ⑦ prevent additional CXL memory allocation by the host.
 - Bare-metal – partially offline the CXL memory region
 - Hypervisor/VM or K8S environments – reclaim CXL memory resources from VMs or worker nodes



CXL & Fabric Memory in DC

- Megatrend in AI server is “Bring data closer to the compute”
 - 2.5D HBM → custom-HBM & 3D zHBM
 - Directly-connected DIMM to GPU → DIMM to cHBM data transfer without CPU
 - 3D stacked zHBM → only vertical direction data movement
 - Issue: limited capacity by bringing all data closer to GPU
- CXL and fabric-attached memory for AI servers
 - Less sensitive to latency and cost



Outline

- Introduction


- Next Generation DRAM Module
 - High-Bandwidth Memory (HBM)
 - Multiplexed Rand DIMM (MRDIMM)
 - Compression-Attached Memory Module (CMM)
 - CXL Memory Module (CMM)

- Compute-Capable Memory Solutions
 - Processing-In-Memory (PIM)
 - Processing-Near-Memory (PNM)

- Summary


Memory Bandwidth Limits Performance

- system memory bandwidth sets the upper limit for throughput in LLMs.
- Another Limitation of Von Neumann Architecture
 - DRAM consumes large energy to transfer data
- Minimize data movement by processing data in/near memory



_init: summarization stage
 _ar: generation stage (auto-regression stage)
 dense: Linear layers (layers w/o self-attention)
 qk: self-attention layers


[Dissecting Batching Effects
in GPT Inference \(qun.ch\)](#)



Source : Computing's Energy Problem (and what we can do about it) (ISSCC'14)



Intelligent Memory and Types

- Three distinct categories in this talk
 - CIM: use memory array as a processing unit
 - PIM: use embedded logic near memory array as a processing unit
 - PNM: use an additional chip for processing inside a memory package or a module



PIM: Renewed Interest


- ML workloads w/ growing model size need more frequent DRAM accesses, limiting performance and dominating energy consumption, which is not scaled (reduced) by enhanced process node



Processing-in-Memory (PIM)


- Embedded arithmetic logic boosts bandwidth and energy efficiency
 - Key idea is utilizing bank-level parallelism
 - Host can access 1-bank (or BG) at a time ↔ PIM 8-BGs all-banks in parallel
 - Remove power consumption for data-path (IOSA-Peri-PHY)

Normal DRAM



Data PHY access for read operation (single bank)

PIM DRAM



No data PHY access for PIM operation but all bank read

Samsung PIM Development Philosophy

- Be **memory device**
 - Must have an operating mode as a normal memory device


- Utilize **internal memory bandwidth** by parallelism of bank/rank
 - Need to embed processing unit inside memory die

- **Help** host processor to solve memory wall issue
 - PIM is not efficient for general processing
 - Host and DRAM-PIM have each role to improve whole system performance


LPDDR-PIM

- LPDDR-PIM improves performance and energy efficiency of the system with in-DRAM processing
 - Performance: Utilizes up to 8x higher in-DRAM bandwidth by bank parallel operation
 - Energy Efficiency: Reduces data movement energy by utilizing in-DRAM processing unit

Structure of LPDDR and LPDDR-PIM



System Performance and Energy Efficiency for Generative AI





Supporting Functions




Challenges on On-Device AI w/ LPDDR-PIM

- Supporting various data format (e.g., INT4, INT8)
 - Low-precision data format is used because of model size issue (capacity issue).
 - PIM architecture should support ALUs covering multiple data formats.
- Thermal & Power issue
 - For mobile SoC, thermal stress should be effectively mitigated under limited power.




CXL PNM Approaches

- Initially developed as PoC using FPGAs, now being advanced via development on ASIC
 - FPGA-based application specific function acceleration: Samsung CXL-PNM ('23), SK Hynix CMS ('23)
 - ASIC-based general purpose application acceleration: Marvell Structera-A, XCENA MX1 ('26)




[FPGA-based CXL PNM: Samsung CXL-PNM (top), SK Hynix CMS (bottom)]




[ASIC-based CXL PNM (CMM-DC): Marvell Structera-A]

CXL PNM HW/SW Block Diagram



Vendor-agnostic PNM Library: NDC API

- NDC API provides task offloading interfaces for Near-Data-Computing devices
 - Bind PNM → Alloc memory → Copy memory → Load Kernel → Launch Kernel → Completion



1) OCP NDC API github: <https://github.com/opencomputeproject/samsung-ndc>

Challenges on Commercializing PIM & PNM

- ❑ Embedding processing unit inside DRAM chip or chip on memory module
 - PPA (Power, Performance, and Area) analysis
- ❑ Standardization for bigger market
 - Establishing JEDEC/OCP/CXL Specification
- ❑ System-level
 - Cache coherency & Memory request ordering
 - RAS (Reliability/Availability/Serviceability)
- ❑ Software-level
 - Supporting mature software stack
- ❑ Wide Target Application
 - Anything else except GEMV?

Summary

- Memory vendors provide Various Memory Solutions to meet requirements.
 - Customized HBM and 3D-stacked HBM
 - MRDIMM for high-BW and high-capacity
 - LP-based CMM solution for lower-power, higher-capacity and BW
 - CXL memory module for capacity/BW expansion, pooling & sharing

- Processing capability in/near Memory enables higher bandwidth and energy efficiency.
 - CIM, PIM and PNM are meaningful and heavily studied in school and industry.
 - Still lots of challenges to be solved for commercializing.
 - Need strong collaboration between system, processor, memory and software.



RAS Techniques

Wendy Elsasser
Technical Director
Rambus Inc.

Rambus

Errors Are Not All Equal—and Some Are Invisible

- Errors beyond ECC coverage can alias, mis-correct, or escape detection
 - Detect error in wrong bit(s) and miss-correct
 - Do not detect any errors→ Leads to SDC – host unaware of errors
- Host + On-die solutions in place
 - On-die ECC covers errors within 1 die
 - Host ECC covers errors across dies in a channel (high detection for low SDC)
- Transparency at host required
 - ECC is not complete without probity

DRAM Die	Single bit
	Bit-line, data line
	Data line control
	Column select line
	Sub-wordline arm
	Sub-wordline driver
	Main wordline (Row)
	Bank, Channel
	Full Die
	Command decode
Package	Bump failures Wire-bonding or TSV Shorts, opens
Module	Connectivity failures Thermal Issues

*Example list of faults, not exhaustive

#Bits Affected per Burst

Impacts multiple dies / ranks


SDC: Silent Data Corruption

RAS Policies Map Error Types to Recovery Actions

Error Type	Policy / Potential Action
Single correctable error (CE)	Correct error Update relevant telemetry data Optionally scrub (demand scrub)
Detectable uncorrectable error (DUE)	Retry access If error persists, poison line Firmware or OS recovery if needed
Repeated errors in same DRAM rows	Remap rows / Trigger sparing
Repeated errors in same DRAM rank	Trigger sparing / maintenance alert
Repeated errors in same OS page	Retire/offline page
High temperature margin issue	Throttle traffic, derate timing

Fault Mechanisms Determine Error Blast Radius per Burst

- 1-MWL is connected to multiple SWLs (E.g., 8 SWLs)
- SWL decoder activates a single SWL
 - Decoder logic inputs are MWL and decoded X+ signals (derived from lower address bits)
 - Decoder logic located between mats with logic shared between 2 mats to minimize area



- SWL Arm error only affects data from 1 mat (i.e., 16b per burst)
 - SWL Driver error affects data from 2 mats (i.e., 32b per burst)
- DDR x4 bursts are ½ the prefetch and could reduce SWD blast radius¹

¹ "DRAM Fault Classification through Large-Scale Field Monitoring for Robust Memory RAS Management", Hoiju Chung, et al, MICRO 2025

Stronger ECC Coverage Increases Complexity and Overhead

- Hamming, BCH are lower coverage schemes
 - Detects random bit failures (SEC, SECDED, DECTED)
 - $(\log_2(\text{datawidth}) + 2)$ parity bits required for SECDED (E.g., 8b for 64b data)
 - Protects against soft errors (radiation/noise), marginal cells, random isolated bit flips
- Reed-Solomon provides higher coverage, at a cost
 - Symbol based code that requires more redundancy (higher overhead)
 - Protects against failures with larger blast radius (I.e., SWD, full chip)
 - With 2t ECC symbols, corrects 1t symbols in a codeword
 - [SDDC, single die data correction, requires a 2 die overhead](#)
- Reed Solomon with erasure coding to increase coverage
 - With 2t ECC symbols, corrects 2t symbols when error locations are known
 - Constraint: $\#ECC \text{ symbols} \geq 1 * \text{Erasures} + 2 * \text{Corrections}$

Random
Bit Errors


Burst,
Nibble,
Byte,
Device
Errors

Known
Symbol
Errors

System Organization Has a Big Impact on ECC Overhead

DDR vs LPDDR

- Same fundamental bit cell and high-level array architecture
- Similar on-die ECC capability (SEC across 128b)
- **Fundamental difference → Number devices per channel**
 - Fewer bytes accessed per device (smaller prefetch) leads to more devices per channel with DDRx
 - Reduces overhead for symbol based ECC coding






Overhead for Single-die Data Correction (SDDC) capability with Reed-Solomon Coding

New Schemes Reduce System-Level Overheads

RAIDDR (RAID for Double Data Rate)

- Inspired by RAID techniques from storage
- Uses a mix of parity, CRC, and BCH (vs Reed-Solomon)
- Basic RAIDDR: Parity + CRC
 - Works with standard DIMMs
- Enhanced RAIDDR: Parity + CRC + BCH
 - Covers additional single bit failures (SDDC+1b)




- ½ the overhead vs Reed-Solomon
- Enhanced RAIDDR leverages ~6% per die overhead
 - On-die ECC storage (or meta-data)
 - 1-die + 32b ECC bit required

¹<https://techcommunity.microsoft.com/blog/azureinfrastructureblog/raidrr-redefining-memory-reliability/4487951>

HBM Improves on-Die ECC to Expand Fault Coverage

- DDRx & LPDDRx use SEC for on-die ECC
 - Covers single bit error correction
 - Fast and simple
- HBM has incorporated symbol-based coding for higher on-die ECC coverage
 - I.e., RS(19,17) GF(2¹⁶)
 - Corrects one 16-bit symbol
- Architecture determines fault coverage
 - I.e., Can correct sub-wordline failures if each SWL driver affects ≤ 16-bits in a burst
- Used with system level error detection
 - Leveraging **16-bit meta-data** accessed concurrently with data



ISSCC 2022 28.1, "A 192-Gb 12-High 896-GB/s HB3 DRAM with a TSV Auto-Calibration Scheme and Machine-Learning-Based Layout Organization"

RAS is More Than Just Reliability

Reliability

Detect (and correct) individual errors

- Error correcting codes
 - On-die and system level
 - SECDED, Reed-Solomon, ...
- Scrubbing
 - Patrol and demand
- CA and data parity (i.e., CRC)
- Row hammer mitigation

Availability

Continue to operate

- Error logging and telemetry
- Sparing logic
- Page off-lining
- Lockstep mode
 - Larger ECC codeword that can tolerate more faults
- Memory mirroring
- Dynamic throttling/derating

Serviceability

Detect, isolate, report and repair faults efficiently


- Failure identification
 - Device, error type
 - Urgency; need to replace
- Predictive failure analysis
- Firmware & BIOS diagnostics
 - Identify issues on boot

DRAM RAS = Data Integrity + Uptime + Fast Recovery


Availability is Increasing in Importance

CE: Correctable errors
UE: Uncorrectable error
DUE: Detectable, uncorrectable errors

- Shifting from “Make DRAM more reliable” to “Service survival despite DRAM faults”
- Availability is more than just hardware solutions
 - Includes telemetry + firmware policies + OS containment
- Uncorrectable errors are operationally costly
 - 17.2% of pre-training interruptions over 54-days of Llama-3 405B due to HBM3¹
- DUE prevention depends on how quickly risk indicators trigger mitigation



² “DRAM Fault Classification through Large-Scale Field Monitoring for Robust Memory RAS Management”, Hoiju Chung et al, MICRO 2025



DRAM UEs are costly¹

¹ “Story of Two GPUs: Characterizing the Resilience of Hopper H100 and Ampere A100 GPUs”, Shenkun Cui et al, SC 2025

Required DRAM RAS Depends on the Deployment Environment



Client, mobile

- Closed, single tenant systems
- Power conservation, thermal efficiency prioritized
- Lower RAS capability required



AI Data Center

- Errors result in accuracy loss
- Risk of cascading errors with multi-agent communication
- Checkpointing and redundancy for recovery
(Uncorrectable errors will occur in long training)



Traditional Data Center

- Less tolerant to errors and sensitive to failure rates
- Must maintain continuous uptime for customer experience
- SDDC reliability along with availability & serviceability



Automotive & Aerospace

- Strong detection to mitigate SDC (along with correction)
- Functional safety integration
- Environmental derating and detailed diagnostics




Future Challenges

Steven Woo
Fellow and Distinguished Inventor
Rambus Inc.

Rambus

Signal Integrity and Reliability Becoming More Challenging


Multi-PAM Signaling



Sources: <https://www.rambus.com/rambus-achieves-industry-leading-gddr6-performance-at-18-gbps/>, <https://semiengineering.com/gddr7-the-ideal-memory-solution-in-ai-inference/>

- Lower frequency, multiple bits/symbol
- Reduces rate DRAM IOs need to run
- Increases bandwidth, tradeoff of signal integrity challenges


On-Die ECC



Source: "Samsung Teases 512 GB DDR5-7200 Modules," <https://www.anandtech.com/show/16900/samsung-teases-512-gb-ddr5-7200-modules>


- DRAMs more error-prone
- On-die ECC improves reliability

RowHammer and RowPress



- Bit cells can flip due to activity in neighboring rows (disturb errors)
- Becoming more problematic, Hammer Counts dropping

Agentic AI: New Reliability and Availability Requirements




- Agentic AI: Multiple agents working together, some agents use results of other agents
- Agents call tools, do complex lookups
- Large jobs run on multiple cores/servers
- Need high reliability: Agents produce results for other agents, errors can propagate and produce bad results, waste resources
- Need high availability: Each disruption delays forward progress, focus on system resilience
- Telemetry growing in importance: Monitor system to gauge quality of results

DRAMs and memory systems are critical for AI, need to ensure reliability and resilience

Even with ECC, RowHammer/RowPress are Problems for Servers


- DRAMs on DIMM map controller row addresses to rows in DRAM core in the same (non-public) way
- ECC can only correct a limited number of bit errors
 - Chipkill ECC can correct all errors from a single DRAM
- A RowHammer attack can flip many bits in multiple DRAMs, easily overwhelming ECC
 - Can result in uncorrectable errors or Silent Data Corruption (system can't tell data is corrupted)



Fundamental problem: Row addresses can be neighbors in more than 1 DRAM, leading to many potential bit flips that can overwhelm ECC methods



Row Address Remapping with RAMPART

- **Key observation:** Can confine bit flips in victim row addresses to a single DRAM if controller row addresses are never neighbors in more than one DRAM
- Each DRAM maps addresses differently: incremental design change, no performance impact
- RAMPART: Row Address Map Permutation And Reassignment Technique



Controller Row Address Mapping to Row in DRAM Bank


DRAM 0 (Shift=0)		DRAM 1 (Shift=1)		DRAM 2 (Shift=2)		...		DRAM 9 (Shift=9)	
Controller Row Address	Row in DRAM Bank	Controller Row Address	Row in DRAM Bank	Controller Row Address	Row in DRAM Bank			Controller Row Address	Row in DRAM Bank
0x0000	0x0000	0x0000	0x0000	0x0000	0x0000			0x0000	0x0000
0x0001	0x0001	0x8000	0x0001	0x4000	0x0001			0x0080	0x0001
0x0002	0x0002	0x0001	0x0002	0x8000	0x0002			0x0100	0x0002
0x0003	0x0003	0x8001	0x0003	0xC000	0x0003			0x0180	0x0003
0x0004	0x0004	0x0002	0x0004	0x0001	0x0004			0x0200	0x0004
0x0005	0x0005	0x8002	0x0005	0x4001	0x0005			0x0280	0x0005
⋮	⋮	⋮	⋮	⋮	⋮			⋮	⋮
0xFFFE	0xFFFE	0x7FFF	0xFFFE	0xBFFF	0xFFFE			0xFF7F	0xFFFE
0xFFFF	0xFFFF	0xFFFF	0xFFFF	0xFFFF	0xFFFF			0xFFFF	0xFFFF



- Hammering controller row address 0x0001 flips bit in row addresses 0x0000 and 0x0002 in DRAM 0, and row addresses 0x8000 and 0x8001 in DRAM 1.
- A subsequent read to controller row address 0x0000 will only see errors from DRAM 0, all other DRAMs will be unaffected
- For any victim row address, RAMPART confines bit flips to a single DRAM

Confining all bit flips for any victim row address to a single DRAM allows Chipkill ECC to identify and correct errors from one successful RowHammer attack


PRAC: Per-Row Activation Counters (1)



Source: W. Kim et al., "A 1.1V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking, Refresh-Management Functionality, Per-Row Hammer Tracking, a Multi-Step Precharge, and Core-Bias Modulation for Security and Reliability Enhancement," 2023 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2023, pp. 1-3, doi: 10.1109/ISSCC42615.2023.10067805.

- Many proposals for preventing RowHammer/RowPress
 - Controller methods
 - DRAM methods
- PRAC is industry approach to preventing RowHammer and RowPress bit flips, adds a counter per row
- Additional bits needed for counters, but small overhead per 1KB row
 - 16b PRAC counter is 16b adds 0.2% storage per 1KB page
 - DDR5 on-die ECC adds 64B per 1KB page (+6.25%)
- Counters incremented when pages are closed, value based on activate operation and duration page is open
- Increases length of row cycle time to increment and write back new counter value

PRAC: Per-Row Activation Counters (2)




Source: W. Kim et al., "A 1.1V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking, Refresh-Management Functionality, Per-Row Hammer Tracking, a Multi-Step Precharge, and Core-Bias Modulation for Security and Reliability Enhancement," 2023 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2023, pp. 1-3, doi: 10.1109/ISSCC42615.2023.10067805.

- When PRAC count value exceeds a manufacturer-defined threshold
 - DRAM can refresh victims during Refresh operations
 - Controller alerted when PRAC counts get too high (e.g., too many rows have exceeded their thresholds), controller issues RFM operations until situation resolves
- Active research area, many papers at top architecture and security conferences, workshops like DRAMSec
 - DRAMSec 2026 Sunday June 28 (Full-day Workshop)
- Rambus research on RowHammer mitigation in servers
S. C. Woo, W. Elsasser, M. Hamburg, E. Linstadt, M. R. Miller, T. Song, and J. Tringali. 2024. RAMPART: RowHammer Mitigation and Repair for Server Memory Systems. In *Proceedings of the International Symposium on Memory Systems (MEMSYS '23)*. Association for Computing Machinery, New York, NY, USA, Article 4, 1–15.
<https://doi.org/10.1145/3631882.3631886>

Computation Increasingly Power and Bandwidth-Limited

50 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten
New plot and data collected for 2010-2021 by K. Rupp

Source: Karl Rupp, "50 Years of Microprocessor Trend Data"

<https://github.com/karlrupp/microprocessor-trend-data/tree/master/50yrs>

- Dennard scaling ended, chiplets enabling transistor growth
- Domain-specific silicon improving performance and energy-efficiency
- Parallelism increasing
- Memory system bandwidth under stress
- More liquid cooling in the future to manage heat

Keeping the DRAM Low Cost: DRAM Core Speed

	DDR		DDR2		DDR3		DDR4		DDR5	
Data Rate (Gbps)	200	400	400	800	800	1600	1600	3200	3200	6400
tCCD / tCCD_L (ns)	15	10	10	5	10	5	6.25	5	5	5
Core Frequency (MHz)	66.7	100	100	200	100	200	160	200	200	200
Prefetch (N)	2	2	4	4	8	8	8	8	16	16
DIMM Rank width (bits)	64/68/72	64/68/72	64/68/72	64/68/72	64/68/72	64/68/72	64/68/72	64/68/72	32/36/40	32/36/40
CAS granularity (B)	16	16	32	32	64	64	64	64	64	64

64B cache line transfers

One CAS access

64b rank width

(x4 DRAM)

← 64b rank width →

Time ↓

BL=2

64B

⋮

← 64b rank width →

Time ↓

BL=4

64B

← 64b rank width →

Time ↓

BL=8

64B

- BL16 would produce 128B access, too large for 64B cache line => potentially wasted bandwidth
- Introduced bank groups to allow core to stay at ≤200MHz

← 64b rank width →

Time ↓


BL=16

64B

- BL16 together with smaller width provides 64B accesses
- Bank groups to allow core to stay at ≤200MHz
- Data transport time for 64B similar to DDR4, but can have multiple cache line transfers in parallel on the DIMM module

Challenge: How to keep scaling data rate while keeping the core cost effective and CAS granularity useful to the CPU?

SRAM Scaling in Slowing, Can DRAM Help Fill the Gap?



Source: "IEDM 2022: Did We Just Witness The Death Of SRAM?,"
<https://fuse.wikichip.org/news/7343/iedm-2022-did-we-just-witness-the-death-of-sram/>

- Rising core counts, growing application footprints drive need for more SRAM
- SRAM scaling is slowing
- Opportunity for improved DRAM in the caching hierarchy?
- Lots of research on using DRAMs and modified DRAMs for caching
- UC Davis/Rambus research on modifying DRAM for caching

M. Babaie, A. Akram, W. Elsasser, B. Haukness, M. R. Miller, T. Song, T. Vogelsang, S. C. Woo, J. Lowe-Power. "Efficient Caching with A Tag-enhanced DRAM," 2025 IEEE International Symposium on High Performance Computer Architecture (HPCA), Las Vegas, NV, USA, 2025, pp. 745-760, doi: 10.1109/HPCA61900.2025.00062

DRAM and Flash Compared with Emerging Memories

Key question: What performance (degradation) is acceptable at lower cost?

Characteristic	DRAM	3D DRAM (est.)	Emerging Memory Candidates			3D NAND Flash
			STT-MRAM* (est.)	ReRAM* (est.)	Optane (est.)	
Latency (RD/WR)	30ns/30ns	30ns/30ns	100ns/100ns	100ns/100ns	300ns/300ns	45μs/660μs
Endurance	>10 ¹⁶	>10 ¹⁶	10 ⁶ – ~10 ¹⁰	10 ⁶ – ~10 ⁹	10 ⁶ – 10 ⁹ ?	~10 ⁴
Access Granularity	16B	16B	1B	1B	1B	4KB Read/Prog Block Erase
Management	None	None	Wear leveling	Wear leveling	Wear leveling	Block/Page Management, Wear leveling
Write Energy	++	++	-	-	--	+
Cell Layers	1	>100	1	1	<=4	>300
bits/cell	1 bit	1 bit	1 bit	1 bit	1 bit	3-4 bits
Process Complexity/Cost	1	-	-	+	--	-
Relative cost/bit	1	<0.25	~5	1	0.6	0.015
Relative capacity	1	>4	~.2	1	2	50

* In production as embedded memory

For now, the future of DRAM is still DRAM



Summary and Closing Remarks

Rambus

Summary and Closing Remarks (1)

- All DRAM is built from a 1T1C bit cell
 - Same building blocks: Cells, Arrays, Data Paths, and Interfaces
- Lots of silicon between processor cores and DRAMs
 - Memory controllers: Schedules transactions to meet performance goals, complexity is growing
 - PHYs: Drive analog signals at high speeds across wires, consume growing amounts of power
 - Buffer Chips: Improve signal integrity, reduce signal count, enable higher data rates
- Different tradeoffs made for each technology to meet the market demands
 - DDR: High capacity, high RAS
 - LPDDR: Low power, low energy per bit
 - GDDR: High fill frequency, high throughput
 - HBM: High fill frequency, high throughput, ultra-low energy per bit
- Communication between host and DRAM sounds easy, but is very complex in reality

Summary and Closing Remarks (2)

- Many scaling tradeoffs – there's no free lunch
 - Continuous re-evaluation as assumptions, constraints, and application needs change
- Host controller complexity is growing as systems evolve (area, power)
- RAS becoming more challenging, growing in importance
- System level requirements matter
 - Can't design each piece in isolation
 - Complex interplay between core timings and performance as DRAM technology scales
- Future memory solutions being developed to address emerging needs
 - MRDIMM, SOCAMM, CXL, and PIM/PNM
 - The future of DRAM is still DRAM

Many challenges ahead as DRAM technology scales, and the semiconductor industry is continuing to innovate to address them

We're Interested in Your Feedback

- All feedback is welcome, please send your thoughts on the material and additional areas to address to swoo@rambus.com.

Thank you

