At Rambus, we create cutting-edge semiconductor and IP products, providing industry-leading chips and silicon IP to make data faster and safer.
Debug and Test Solutions
Gen5HOST
PCIe 5.0 Host Enabling Reference Platform for Prototyping & Development of PCIe 5.0 Devices and Applications.
Contact
Product Brief
Gen5HOST provides a platform for prototyping and developing PCIe 5.0 hardware and software. At the core of Gen5HOST is the Rambus PCIe 5.0 Switch IP running on a Xilinx® Virtex® UltraScale+™ FPGA. Gen5HOST provides a PCIe 4.0 x8 (upstream) to PCIe 5.0 x4 (downstream) integration backplane for development and validation of PCIe 5.0 endpoints, and is also available in a reversed configuration (PCIe 5.0 upstream, PCIe 4.0 downstream) for development and validation of PCIe 5.0 Hosts and Root Complexes. By working with Gen5HOST, developers of PCIe 5.0 devices can accelerate their software, firmware, and hardware developments, in their production environment, using the operating system of their choosing.
Gen5ENDPOINT
PCIe 5.0 Endpoint Reference Platform for Prototyping and Development of PCIe 5.0 Root Port/Host Silicon and Devices.
Gen5ENDPOINT is a PCIe add-in card suitable for prototyping and developing PCIe 5.0 hardware and software. At the core of Gen5ENDPOINT is the Rambus PCIe 5.0 Switch IP running on a Xilinx® Virtex® UltraScale+™ FPGA. Gen5ENDPOINT features an integrated PCIe 5.0 endpoint agent with DMA and memory-mapped I/O capability. By working with Gen5ENDPOINT, developers of PCIe 5.0 host systems and root complexes can accelerate their software, firmware, and hardware developments, in their production environment, using the operating system of their choosing.
Data Center Evolution: The Leap to 64 GT/s Signaling with PCI Express 6.1
The PCI Express® (PCIe®) interface is the critical backbone that moves data at high bandwidth and low latency between various compute nodes such as CPUs, GPUs, FPGAs, and workload-specific accelerators. With the rapid rise in bandwidth demands of advanced workloads such as AI/ML training, PCIe 6.1 jumps signaling to 64 GT/s with some of the biggest changes yet in the standard.
