Interface IP
112G LR Multi-protocol SerDes PHY
Contact
Product BriefHow the 112G LR PHY works
The Rambus 112G LR MPS PHY is a comprehensive IP solution designed to provide best-in-class performance across challenging long-reach signaling environments for next-generation networks and hyper-scale data centers. It supports PAM-4 and NRZ signaling and data rates from 10.31 to 106.25 Gbps across copper and backplane channels with more than 35dB insertion loss. At the heart of the 112G MPS architecture is an ADC operating at 56 GS/s that allows for adjustable power and improved performance while providing low BER.
112G LR MPS PHY Subsystem Example
The 112G LR MPS PHY is designed with a system-oriented approach, maximizing flexibility in today’s most challenging system environments including 100 to 800 GbE, as well as 112G chip-to-chip (C2C) and chip-to-module (C2M) applications.
Available in advanced 7nm FinFET process.
Solution Offerings
- Supports up to 4 duplex lanes and data rates from 10.3 to 106 Gbps
- Embedded micro-processor enables firmware-controlled PMA configuration, initialization and adaptation for maximum flexibility and minimum ASIC integration effort
- RX front end with on-chip capacitors supports both AC-coupled and DC-coupled channels
- Configurable architecture enables power saving models for low and medium loss channels
- Flexible ASIC interface for sharing impedance codes among multiple PMAs and reducing the number of external reference resistors for on-chip impedance calibration
- Programmable TX/RX equalizers including:
- 4-tap transmit FFE (2-tap pre-cursor taps, main tap and 1 post-cursor tap) for extended channel reach
- Combined 14dB peaking gain of analog front end with CTLE
- Multi-tap digital FFE and DFE
- A centralized LC-PLL supports a wide range of reference clock frequencies and lane operating frequencies
- Differential reference clock inputs selectively sourced from dedicated pins or internal ASIC interface pins
- Direct register control available for all PMA functions
- Flexible layout supports placement along all ASIC edges
- PMA is spec compliant across a wide operating junction temperature range (-20 to 105 °C). PLLs, bias circuits, and data paths are functional between -40 to 125 °C
- In-situ real-time monitoring and receive data eye voltage histogram
- Built in PRBS generators and checkers along with custom pattern generation
- ATPG Mux Scan support for digital logic
- IEEE 1149.6 JTAG boundary scan for SerDes pins
- Built-in BER monitor including a 40-bit counter to count the total number of bits received and a 30-bit counter to count the total number of errors detected by a pattern checker
- Internal serial loopback and parallel loopback support
- Interfaces available for connection to a JTAG TAP controller or through a simple parallel read/write port
- PMA hard macro and design kit
- Verilog models
- LEF abstracts (.lef)
- Timing models (.lib)
- CDL netlists (.cdl)
- ATPG models
- IBIS-AMI models
- GDSII layout
- DRC and LVS reports
- Datasheet
- SoC integration guide
- Optional design integration and bring-up support services
Comprehensive chip and system design reviews
- Kickoff/program review
- Floor plan review
- Test/characterization plan review
- Package design review
- Board design review
- Final chip integration review
- Bring-up and test review
Engineering design services:
- Package design
- System board layout
- Statistically-based signal and power integrity analysis
Protocol Compatibility
| Protocol | Data Rate (Gbps) | Application |
|---|---|---|
| 400GBASE-KR | 106.25 | Telecom and networking |
| 400GAUI-4 C2C/C2M | 106.25 | Telecom and networking |
| 200GBASE-KR | 53.125 | Telecom and networking |
| 200GAUI-4 C2C/C2M | 53.125 | Telecom and networking |
| 100GBASE-KR | 25.78125 | Telecom and networking |
| 10G-KR LR | 10.3125 | Telecom and networking |
| CEI112G-VSR/MR/LR | 75 – 116 | C2C, C2M, copper backplane networking |
| CEI56G-MR/LR | 36 – 58 | C2C, C2M, copper backplane networking |
| CEI28G-MR | 19.9 – 28.1 | Copper backplane networking |
| CEI25G-LR | 19.9 – 25.8 | Copper backplane networking |
| CEI11G-LR | 9.95 – 11.2 | Copper backplane networking |
Rambus 112G XSR and LR SerDes PHYs
The virtuous cycle of increased computing power enabling new applications which demand more computing power continues unabated. Today, applications spanning AI, autonomous vehicles, video streaming, AR and VR all demand more bandwidth, lower latencies and higher speeds. In response, the SoCs powering the terabit routers and switches at the heart of the network must run even faster. The upgrade to 112G SerDes represents the latest advancement in high-speed signaling technology enabling communication within and between network devices.
Inventions
Phase Interpolator-Based CDR
Reduces cost, power and area of clock and data recovery (CDR) circuit and improves jitter performance in high-speed parallel and serial links versus PLL-based CDRs.
Resources
Videos
