Home > Security IP > Root of Trust Solutions
Providing a hardware-based foundation for security, Rambus offers a catalog of robust Root of Trust solutions, ranging from richly featured military-grade co-processors to highly compact state machines-based designs. With a breadth of solutions applicable from the data center to Internet of Things (IoT) devices, Rambus has a Root of Trust solution for almost every application.
Solution | Brief | Applications |
---|---|---|
RT-630 | Cloud and AI/ML applications | |
RT-640 | Automotive ISO-26262 ASIL-B embedded Hardware Security Module | |
RT-641 | Automotive ISO-26262 ASIL-B embedded Hardware Security Module for the Chinese market | |
RT-645 | Automotive ISO-26262 ASIL-D embedded Hardware Security Module | |
RT-650 | Highly-secure government applications requiring DPA resistance | |
RT-660 | Highly-secure data center applications requiring DPA & FIA resistance | |
RT-1660 | Highly-secure defense applications requiring DPA & FIA resistance | |
RT-630-FPGA | FPGA-specific implementation of the RT-630 | |
RT-660-FPGA | FPGA-specific implementation of the RT-660 | |
RT-600 SDK | SDK for RT-6xx secure application development |
Provide a robust hardware foundation for security
Protect valuable secret keys, credentials and other sensitive data
Adapt to an evolving threat environment
Select a solution tailored to specific application needs
Programmable and fixed function architectures
Varying crypto and DPA protection capabilities
Reduce NRE and operating costs
Eliminate costs of compromised devices
Offer new services through programmability
The Rambus Root of Trust RT-600 family of fully programmable FIPS 140-2 certified and FIPS 140-3 compliant hardware security cores offers security by design for cloud, AI/ML, automotive, government, defense, data center, as well as general purpose semiconductor applications. The RT-600 family protects against a wide range of hardware and software attacks through state-of-the-art anti-tamper and security techniques.
Feature | Description | RT-630 | RT-640 | RT-641 | RT-645 | RT-645 | RT-660 | RT-1660 |
---|---|---|---|---|---|---|---|---|
Application Focus | Example Applications | AI/ML/Cloud | Automotive | Automotive | Automotive | Government | Data Center | Defense |
FIPS 140 CAVP | FIPS 140-2 & FIPS 140-3 CAVP | |||||||
FIPS 140 CMVP | FIPS 140-2 & FIPS 140-3 CMVP | |||||||
DPA | DPA Resistance | RSA/ECC | RSA/ECC | RSA/ECC | RSA/ECC | |||
FIA | FIA Resistance | — | — | — | — | — | ||
Automotive | ISO26262 ASIL Level | — | ASIL-B | ASIL-B | ASIL-D | — | ||
Key Derive | Secure Key Derivation | |||||||
Key Agreement | ECDH, DH | |||||||
Key Transport | Key Wrap Mechanisms | |||||||
Roots | Multiple Roots/Key Splits | 4/8 | 4/8 | 4/8 | 4/8 | 8/8 | 8/8 | 8/8 |
Secure Boot | Secure Boot Assist P-512 | |||||||
Secure Debug | Secure Debug P-512 | |||||||
Secure Lifecycle | Lifecycle Stage Management | |||||||
Secure Feature | Feature and SKU Management | |||||||
Anti Tamper | Power and Clock Glitch Monitor | |||||||
Memory ECC | Memory Error Correction | |||||||
Crypto Accelerators | TRNG-RSA-ECC-AES-SHA2-SHA3 | |||||||
Crypto Accelerators | — | — | Optional | — | — | — | — | |
Performance | Crypto & Hash Performance Gbps | 6 | 6 | 6 | 6 | 3 | 6 | 6 |
I/O bus | AXI or AHB AMBA Interface | |||||||
OTP | APB OTP Management Interface | |||||||
PUF | PUF Interface | |||||||
DPA | RSA & ECC DPA Resistances | |||||||
DPA | AES DPA Resistance | — | — | — | — | |||
DPA | HMAC-SHA-2 DPA Resistance | — | — | — | — | — | ||
FIA | RSA & ECC & AES FIA Resistance | — | — | — | — | — | ||
TRNG | True Random Number Generator SP800-90 | |||||||
RSA | HW Accelerators 4K (up to 8K) | |||||||
ECC | HW Accelerators 521 | |||||||
ECC Curves | NIST – Brainpool – 25519 – 448 | |||||||
AES | HW Accelerators | |||||||
AES | CBC-CTR-CCM-CMAC-CFB-OFB Mode | |||||||
AES | GCM-GMAC Mode | |||||||
AES | XTS Mode | — | — | — | ||||
SM2-3-4 | HW Accelerators | — | — | — | — | — | — | |
SHA-2 | (HMAC-)SHA-2 Accelerators | |||||||
SHA-2 | (HMAC-)SHA-2 Max Mode | 512 | 512 | 512 | 512 | 512 | 512 | 512 |
SHA-3 | (HMAC-)SHA-3 Accelerators | — | — | — | ||||
SHA-3 | (HMAC-)SHA-3 Max Mode | 512 | 512 | 512 | 512 | 512 | 512 | 512 |
CPP | ChaCha Poly Accelerators | Optional | — | — | — | Optional | Optional | — |
Whirlpool | HW Accelerators | — | Optional | Optional | Optional | — | — | Optional |
3DES | HW Accelerators | — | — | — | — | — | — | Optional |
Designed to be integrated in power and space-constrained SoCs or FPGAs, the RT-100 and RT-200 Root of Trust families (formerly VaultIP) are FIPS 140-2 certified and FIPS 140-3 compliant hardware security modules that guard the most sensitive assets on chips and establish the foundation for platform security.
Featuring a firmware-controlled architecture with dedicated secure memories, the RT-100/200 families provide a variety of cryptographic accelerators including AES, SHA-2, RSA and ECC. Ideal for power and space-sensitive applications like Secure MCUs, IoT servers, gateways and edge devices, the RT-100/200 families offer the best balance of size and performance available on the market.”
Feature | Description | RT-120 | RT-130 | RT-131 | RT-260 |
---|---|---|---|---|---|
Application Focus | Example Applications | IoT Sensor | IoT Gateway | IoT Gateway (CN) | Secure MCU |
FIPS 140 CAVP | FIPS 140-2 & FIPS 140-3 CAVP | ||||
FIPS 140 CMVP | FIPS 140-2 & FIPS 140-3 CMVP | ||||
DPA | RSA & ECC & AES DPA Resistance | — | — | — | |
Key Derive | Secure Key Derivation | ||||
Key Agreement | ECDH, DH | ||||
Key Transport | Key Wrap Mechanisms | ||||
Roots | Multiple Roots/Key Splits | 1 | 1 | 1 | 1 |
Secure Boot | Secure Boot Assist P-256 | ||||
Secure Debug | Secure Debug P-256 | ||||
TRNG | True Random Number Generator SP800-90 | ||||
RSA-ECC | HW Accelerators | ||||
AES | HW Accelerators | ||||
AES | CBC-CTR-CCM-CMAC Mode | ||||
AES | GCM-GMAC-XTS Mode | – | |||
SM2-3-4 | HW Accelerators | – | – | ||
SHA-2 | (HMAC-)SHA-2 Accelerators | ||||
SHA-2 | (HMAC-)SHA-2 Max Mode | 256 | 512 | 512 | 512 |
SHA-3 | (HMAC-)SHA-3 Accelerators | – | Optional | Optional | Optional |
SHA-3 | (HMAC-)SHA-3 Max Mode | – | 512 | 512 | 512 |
CPP | ChaCha Poly Accelerators | – | Optional | Optional | – |
ARIA | HW Accelerators | – | Optional | Optional | – |
3DES | HW Accelerators | – | Optional | Optional | – |
Performance | Crypto & Hash Performance Gbps | 1 | 2 | 2 | 2 |
I/O Bus | AXI or AHB AMBA Interface | ||||
OTP | TCM OTP Management Interface |
Quantum computing offers the promise of tremendous leaps in processing power over current digital computers. But for the public-key cryptography algorithms used today for e-commerce, mobile payments, media streaming, digital signatures and more, quantum computing represents an existential event. Quantum computers may be able to break the widely used RSA and ECC (Elliptic-Curve Cryptography) algorithms in as little as days. Learn about our solutions and recommendations to ready customers for a post-quantum world.