MIPI Controller IP

Providing high-bandwidth interconnect performance for sensors and displays

MIPI CSI-2 & MIPI DSI-2 Controller IP

Silicon-proven, high-performance MIPI® CSI-2® and DSI-2SM controller cores are optimized for use in SoCs, ASICs and FPGAs. An available MIPI testbench provides the capability for end-to-end simulations of MIPI designs.

Solution Product Brief Description
MIPI CSI-2 Tx and Rx Download the CSI-2 Tx and Rx Product Brief High-performance, low-power, compact CSI-2 Tx and Rx cores. An ASIL-B version of the Tx core is available for automotive safety-critical applications
MIPI DSI-2 Tx and Rx Download the 32G MR MPS PHY Product Brief High-performance, low-power, compact DSI-2 Tx and Rx cores
Testbench Download the 32G MR MPS PHY Product Brief Emulates a MIPI device enabling end-to-end simulation of a MIPI design. Separate versions for CSI-2 Tx, CSI-2 Rx, DSI-2 Host (Tx), DSI-2 Peripheral (Rx) are available

MIPI CSI-2 Controller IP Performance

The Rambus CSI-2 Controller is optimized for high performance, low power and compact area. It is available in 64 and 32-bit core widths. The 64-bit core width supports 1-8 D-PHYSM data lanes (8-bit PPI) and 1-4 C-PHY lanes (16-bit PPI). The 32-bit core width supports 1-4 D-PHY data lanes (8-bit PPI) and 1-2 C-PHY lanes (16-bit PPI). The core is fully compliant with the CSI-2 standard and implements all three layers defined therein: Pixel to Byte Packing, Low Level Protocol, and Lane Management. Separate transmit (Tx) and receive (Rx) versions of the core are available. The core’s local interface provides an easy-to-use pixel-based interface (single, double, quad, octal pixel wide). An optional AXI interface is available for the CSI-2 Rx Controller core. An optional Hsync/Vsync video interface is also available.

Rambus offers MIPI CSI-2 and DSI-2 Controllers for SoC, ASIC and FPGA Designs
Rambus offers MIPI CSI-2 and DSI-2 Controllers for SoC, ASIC and FPGA Designs

MIPI DSI-2 Controller IP Performance

The Rambus DSI-2 Controller core is optimized for high performance, low power and compact area. It is available in 64 and 32-bit core widths. The 64-bit core width supports 1-4 D-PHY data lanes (8-bit PPI) and 1-4 C-PHY lanes (16-bit PPI). The 32-bit core width supports 1-4 D-PHY data lanes (8-bit PPI) and 1-2 C-PHY lanes (16-bit PPI).

The core is fully compliant with the DSI-2 standard and implements all three layers defined therein: Pixel to Byte Packing, Low Level Protocol, and Lane Management. Separate Host (Tx) and Peripheral (Rx) versions of the core are available. The core’s native interface provides easy-to-use data and control/status packet interfaces. The data interface includes an optional DSI-2 video interface. The interface supports command and video modes and all data types.

Rambus CSI-2 and DSI-2 cores are delivered fully integrated and verified with the user’s target D/C-PHY. Please contact Rambus for a complete list of supported PHYs. The cores are also provided with the CSI-2 or DSI-2 Testbench which provides a Bus Functional Model.

Related Products

The Rambus MIPI DSI-2 Controller can be combined with the Rambus VESA DSC and VDC-M cores to make a complete display IP solution. Find out more about the Rambus VESA video compression IP cores.

MIPI DSI-2 Host Controller (single channel) and VESA DSC Encoder
MIPI DSI-2 Host Controller (single channel) and VESA VDC-M Encoder

MIPI Drives Performance for Next-Generation Displays

MIPI Drives Performance for Next-Generation Displays

Download this white paper to learn how MIPI DSI-2 interface and VESA® DSC visually lossless compression technologies can meet the challenges of next-generation displays.

Rambus logo