DDR4 Multi-modal PHY

Designed for server, networking, computing and consumer applications, our DDR4 multi-modal memory PHY is optimized for performance and power efficiency while maintaining full compatibility with industry standard DDR4, DDR3, LPDDR3, and LPDDR2 interfaces. This broad compatibility, combined with support for a wide range of data rates, delivers our customers superior design flexibility and ease of integration.

How the DDR4 Multi-modal PHY works

The DDR4 multi-modal PHY is a DFI 3.1 compliant memory interface that supports both UDIMM and RDIMM modules as well as DRAM–on-motherboard topologies, making it suitable for a broad range of enterprise and consumer applications.

DDR4 Multi-modal Subsystem Example
DDR4 Multi-modal Subsystem Example

Our silicon-proven PHY consists of a Command/Address (C/A) block, Clock and Power Management block and Data (DQ) macro cells to create a 72 bits wide channel. It is fully characterized and contains all of the necessary components for robust operation and is available in GF 28SLP and SS 28 LPP processes.

The PHY has also undergone extensive design-phase modeling and simulation to ease implementation.

Solution Offerings

Protocol Compatibility

Protocol Data Rate (Gbps) Application
DDR4 800-2400 Computing
DDR3 (1.5V) 800-2133 Consumer Electronics
DDR3L (1.35V) 800-1866 Consumer Electronics
DDR3U (1.25V) 800-1866 Low-Power Consumer Electronics
LPDDR3e 333-2133 Mobile
LPDDR3 333-1600 Mobile
LPDDR2 333-1066 Mobile
Watch Webinar

Memory Systems for AI and Leading-Edge Applications

Thanks to rapid advancements in computing, neural networks are fueling tremendous growth in AI for a broad spectrum of applications. Learn about the memory architectures, and their relative advantages, at the heart of the AI revolution.


FlexPhase™ Timing Adjustment Circuits

FlexPhase per bit timing adjustment circuits deskew data and clock signals to improve signal integrity and simplify package and PCB system design.

Output Driver Calibration

Output driver calibration allows SoC designers to tune the output signaling to optimal levels in order to improve data rates and system voltage margin.

On Die Termination Calibration

ODT calibration enables higher data rates and superior DRAM device and module performance by establishing the optimal termination value to compensate for variations in process and operating conditions that degrade signal performance.

Rambus logo