Home > Chip + Interface IP Glossary > SDRAM
Table of Contents
SDRAM is a type of dynamic random access memory (DRAM) that synchronizes its operations with the system bus clock, allowing for predictable and high-speed data access. Unlike asynchronous DRAM, SDRAM uses a clock signal to coordinate memory access, enabling pipelined operations and improved throughput. It is widely used in computers, embedded systems, and consumer electronics.
SDRAM operates in sync with the CPU or memory controller clock. It divides memory into banks that can be accessed independently, allowing for interleaved access and burst transfers. Commands such as ACTIVATE, READ, WRITE, and PRECHARGE are issued in timed sequences, enabling efficient scheduling and pipelining. The synchronous nature of SDRAM allows it to queue multiple instructions and execute them in rapid succession, reducing latency and increasing bandwidth.
SDRAM is foundational in:
Modern SDRAM implementations are enhanced by:
Rambus offers DDR Controller IP that offers SDRAM feature support, including 3DS device configurations, Write CRC, Data bus inversion (DBI), Fine granularity refresh, Additive latency, Per-DRAM addressability, and Temperature-controlled refresh. Learn more here.
