Home > Chip + Interface IP Glossary > VDC-M (Voltage Droop Control – Memory)
Table of Contents
VDC-M (Voltage Droop Control for Memory) is a power integrity feature implemented in high-speed memory systems, such as DDR5 and LPDDR5, to detect and mitigate voltage droop events that can compromise data reliability. Voltage droop refers to a temporary drop in supply voltage caused by sudden changes in current demand, which can lead to timing errors, data corruption, or system instability. VDC-M ensures that memory subsystems maintain stable operation under dynamic workloads by coordinating voltage regulation and timing adjustments.
VDC-M operates by monitoring the voltage levels supplied to memory modules and detecting droop conditions in real time. When a droop is detected, the memory controller can respond by:
This functionality is especially critical in DDR5 systems, where higher data rates and tighter timing margins increase sensitivity to power fluctuations.
VDC-M is enabled by:
Rambus offers VESA® Display Stream Compression (DSC) and VDC-M encoder and decoder IP cores that deliver visually lossless video compression performance, enabling designers to handle the growing bandwidth requirements of cutting-edge displays with higher resolutions, faster refresh rates, and greater pixel depths. Learn more here.
