PCIe 5.0 Controller

The Rambus PCIe 5.0 Controller (formerly XpressRICH from PLDA) is designed to achieve maximum PCI Express® (PCIe®) 5.0 performance with great design flexibility and ease of integration. It is fully backward compatible with PCIe 4.0 and 3.1/3.0. A PCIe 5.0 Controller with AXI (formerly XpressRICH-AXI) is also available. The controller delivers high-bandwidth and low-latency connectivity for next-generation applications in artificial intelligence/machine learning (AI/ML), data center, edge, 5G infrastructure and graphics.

How the PCIe 5.0 Controller Works

The PCIe 5.0 Controller is configurable and scalable IP designed for ASIC and FPGA implementation. It supports the PCIe 5.0, 4.0 and 3.1/3.0 specifications, as well as the version 5.x of the PHY Interface for PCI Express (PIPE) specification. The IP can be configured to support endpoint, root port, switch port, and dual-mode topologies, allowing for a variety of use models.

PCIe 5.0 Controller Block Diagram
PCIe 5.0 Controller Block Diagram
PCIe 5.0 Controller with AXI Block Diagram
PCIe 5.0 Controller with AXI Block Diagram

Rambus integrates and validates the PCIe 5.0 Controller with the customer’s choice of 3rd-party PCIe 5.0 PHY.

Data Center Evolution: The Leap to 64 GT/s Signaling with PCI Express 6.1

Download our white paper: Data Center Evolution: The Leap to 64 GT/s Signaling with PCI Express 6.1

The PCI Express® (PCIe®) interface is the critical backbone that moves data at high bandwidth and low latency between various compute nodes such as CPUs, GPUs, FPGAs, and workload-specific accelerators. With the rapid rise in bandwidth demands of advanced workloads such as AI/ML training, PCIe 6.1 jumps signaling to 64 GT/s with some of the biggest changes yet in the standard.

Solution Offerings

Protocol Compatibility

Protocol Signaling Rate (GT/s) Application
PCIe 3.1/3.0 8 Servers, storage, networking devices
PCIe 4.0 16 Servers, storage, networking devices
PCIe 5.0 32 AI, servers, storage, networking, 5G infrastructure

Inventions

Phase Interpolator-Based CDR

Reduces cost, power and area of clock and data recovery (CDR) circuit and improves jitter performance in high-speed parallel and serial links versus PLL-based CDRs.

Related Markets & Applications

Rambus logo