Home > Search
Found 233 Results
PCIe 3.1 Controller Contact Us The PCIe 3.1 Controller (formerly XpressRICH) is designed to achieve maximum PCI Express (PCIe) 3.1 performance with great design flexibility and ease of integration. It is fully compatible with the PCIe 3.1/3.0 specification. A PCIe 3.1 Controller with AXI (formerly XpressRICH-AXI) is also available. The controller delivers high-bandwidth and low-latency connectivity […]
Debug and Test Solutions Contact Us Gen5HOST PCIe 5.0 Host Enabling Reference Platform for Prototyping & Development of PCIe 5.0 Devices and Applications. Contact Product Brief Gen5HOST Gen5HOST provides a platform for prototyping and developing PCIe 5.0 hardware and software. At the core of Gen5HOST is the Rambus PCIe 5.0 Switch IP running on a […]
SAN JOSE, Calif. and Hillsboro, OR – April 26, 2021 – Rambus Inc. (NASDAQ: RMBS), a provider of industry-leading chips and silicon IP making data faster and safer, and Lattice Semiconductor (NASDAQ: LSCC), the low power programmable leader, today announced a partnership to leverage their respective technology expertise in next-generation security solutions. Through the partnership, customers will have access […]
The PCI Express® (PCIe) interface is the critical backbone that moves data at high bandwidth between various compute nodes such as CPUs, GPUs, FPGAs, and workload-specific accelerators. The rise of cloud-based computing and hyperscale data centers, along with high-bandwidth applications like artificial intelligence (AI) and machine learning (ML), require the new level of performance of […]
Rambus’ Suresh Andani has written a detailed Semiconductor Engineering article that explores how PCIe 5 can effectively accelerate AI and ML applications. According to Andani, the rapid adoption of sophisticated artificial intelligence/machine learning (AI/ML) applications and the shift to cloud-based workloads has significantly increased network traffic in recent years. However, the paradigm of virtualization can […]
Designed to be integrated in power and space-constrained SoCs or FPGAs, the RT-260 Root of Trust (formerly VaultIP) is a FIPS 140-2 compliant hardware core that guards the most sensitive assets on chips and establishes the foundation for platform security.
Designed to be integrated in power and space-constrained SoCs or FPGAs, the RT-131 Root of Trust (formerly VaultIP) is a FIPS 140-2 compliant hardware core that guards the most sensitive assets on chips and establishes the foundation for platform security.
Designed to be integrated in power and space-constrained SoCs or FPGAs, the RT-130 Root of Trust (formerly VaultIP) is a FIPS 140-2 compliant hardware core that guards the most sensitive assets on chips and establishes the foundation for platform security.
Designed to be integrated in power and space-constrained SoCs or FPGAs, the RT-121 Root of Trust (formerly VaultIP) is a FIPS 140-2 compliant hardware core that guards the most sensitive assets on chips and establishes the foundation for platform security.
Designed to be integrated in power and space-constrained SoCs or FPGAs, the RT-120 Root of Trust (formerly VaultIP) is a FIPS 140-2 compliant hardware core that guards the most sensitive assets on chips and establishes the foundation for platform security.
