Found 3376 Results

Rambus Expands Quantum Safe Solutions with Quantum Safe Engine IP

https://www.rambus.com/blogs/rambus-expands-quantum-safe-solutions-with-quantum-safe-engine-ip/

The dawn of quantum computers sparks both excitement and concern. While powerful quantum computers have the potential to solve some of the world’s most challenging computational problems, their potential impact on security cannot be ignored.   Quantum computers leverage the principles of quantum mechanics, utilizing qubits instead of classic bits. This allows them to perform some […]

Quantum Safe Cryptography: Protecting Devices and Data in the Quantum Era

https://go.rambus.com/quantum-safe-cryptography-protecting-devices-and-data-in-the-quantum-era#new_tab

[Live on January 10, 2024] Quantum computers will eventually become powerful enough to break current asymmetric encryption, placing important data and assets at risk. In this presentation, Bart Stevens will discuss recent developments in Quantum Safe Cryptography and highlight what you need to know to protect devices and data in the quantum computing era.

QSE-IP-86 Quantum Safe Engine Product Brief

https://go.rambus.com/qse-ip-86-product-brief#new_tab

The Rambus Quantum Safe Engine (QSE) IP provides Quantum Safe Cryptography acceleration for ASIC, SoC and FPGA devices. The QSE supports the FIPS 203 ML-KEM and FIPS 204 ML-DSA draft standards. Download the product brief to find out about the QSE features, learn how the QSE can be used for multiple use cases, and review […]

QSE-IP-86 Quantum Safe Engine

https://www.rambus.com/security/quantum-safe-cryptography/qse-ip-86/

QSE-IP-86 Quantum Safe Engine With Quantum Safe Cryptography Contact Us The Rambus Quantum Safe Engine (QSE) IP provides Quantum Safe Cryptography acceleration for ASIC, SoC and FPGA devices. The QSE-IP-86 core is typically integrated in a hardware Root of Trust or embedded secure element in chip designs together with a PKE-IP-85 core that accelerates classic public […]

Quantum Safe Cryptography IP

https://www.rambus.com/security/quantum-safe-cryptography/

Quantum Safe Cryptography IP Protection against quantum computer attacks using NIST and CNSA algorithms Contact Us Quantum computers will be able to rapidly break current asymmetric encryption, placing important data and assets at risk. Rambus Quantum Safe IP solutions offer a hardware-level security solution to protect data and hardware against quantum computer attacks using NIST […]

Rambus Protects Data Center Infrastructure with Quantum Safe Engine IP

https://www.rambus.com/rambus-protects-data-center-infrastructure-with-quantum-safe-engine-ip/

Highlights: Expands industry-leading family of Quantum Safe IP solutions for data center and government hardware security Integrates into root of trust or embedded secure element in advanced SoCs and FPGAs Delivers cryptographic acceleration with leading NIST-selected quantum-resistant algorithms SAN JOSE, Calif. – December 4, 2023 – Rambus Inc. (NASDAQ: RMBS), a premier chip and silicon […]

CXL 3.1: What’s Next for CXL-based Memory in the Data Center

https://www.rambus.com/blogs/cxl-3-1-whats-next-for-cxl-based-memory-in-the-data-center/

Today (Nov. 14th, 2023) the CXL™ Consortium announced the continued evolution of the Compute Express Link™ standard with the release of the 3.1 specification. CXL 3.1, backward compatible with all previous generations, improves fabric manageability, further optimizes resource utilization, enables trusted compute environments, extends memory sharing and pooling to avoid stranded memory, and facilitates memory […]

CXL 3.0 Controller with AXI Product Brief

https://go.rambus.com/cxl3-controller-axi-product-brief#new_tab

The Rambus Compute Express Link (CXL) 3.0 Controller with AXI leverages a silicon-proven PCIe controller architecture for the CXL.io path, and adds CXL.cache and CXL.mem paths specific to the CXL standard.

CXL 3.0 Controller Product Brief

https://go.rambus.com/cxl3-controller-product-brief#new_tab

The Rambus Compute Express Link (CXL) 3.0 Controller leverages a silicon-proven PCIe controller architecture for the CXL.io path, and adds CXL.cache and CXL.mem paths specific to the CXL standard.

CXL 3.0 Controller

https://www.rambus.com/interface-ip/cxl/cxl3-controller/

CXL 3.0 Controller Contact Us The Rambus Compute Express Link (CXL) 3.0 Controller is a parameterizable design for ASIC and FPGA implementations. It leverages the Rambus PCIe 6.0 Controller architecture for the CXL.io protocol and adds the CXL.cache and CXL.mem protocols specific to CXL. The controller exposes a native Tx/Rx user interface for CXL.io traffic […]

Rambus logo