Home > Search
Found 3588 Results
Add this one to your list of artificial intelligence (AI) terms — neuromorphic chips. They’re described as chips that model the human brain. That’s what Stanford University professor Kwabena Boahen and other researchers are working on, according to EE Times Rick Merritt’s recent report. The promise coming from these AI researchers is that neuromorphic chips […]
Narrow roads versus silicon superhighways Steven Woo, Rambus fellow and distinguished inventor, recently spoke with Ed Sperling of Semiconductor Engineering about the capabilities of HBM2 and GDDR6 memory in real-world scenarios. As Woo notes, choosing between HBM2 and GDDR6 is a complex design decision that requires an in-depth understanding of system and application requirements. For […]
Northwest Logic is the HBM2 Controller Market Leader Since the first demonstration in 2015, Northwest Logic’s HBM2 controllers have become market’s preferred choice: 31 customer designs and 9 test chips Silicon proven on TSMC, Samsung, Global Foundries processes Full support for HBM2, HBM2E and Low Latency HBM devices Broadcom, Rambus, eSilicon and Synopsys HBM PHY […]
These days, there’s considerable talk and hoopla surrounding artificial intelligence/AI. Tech companies on a worldwide basis are talking about how their products are complying with AI requirements. And that includes Rambus with its lineup of new GDDR6 and HBM2 PHYs. These products provide SoC and system designers the right solutions to move onward with next […]
In part one of this two-part blog series, Ben Levine, Senior Director of Security Product Marketing at Rambus, and Semiconductor Engineering editor-in-chief Ed Sperling, discuss the many security challenges associated with creating increasingly complex CPUs, SoCs and embedded systems. While there isn’t a single solution to the problem, says Levine, an embedded security processor– siloed from […]
Chip facilitates continued support of the latest HBM technologies for eSilicon’s 2.5D FinFET ASICs SAN JOSE, Calif. — May 9, 2019 — eSilicon, a leading provider of FinFET ASICs, market-specific IP platforms and advanced 2.5D packaging solutions, announced today the tapeout of a 7nm test chip to provide silicon validation of its physical interface (PHY) […]
5G is more memory hungry compared to previous generations, according to Gary Hilson, memory editor at EE Times. In his recent article, he pulled together an industry consensus about the types of memory that might be considered to comply with 5G demands, the pros and the cons. Hilson writes that it makes sense when you […]
Helena Handschuh wrote a recent article in EE Times stating that “with the proliferation of intelligent devices, the industry needs new robust security approaches instead of trying to fix the cracks in existing designs.” Handschuh is chair of the RISC-V Foundation’s security standing committee and a Fellow at Rambus. Titled “RISC-V, DARPA Advance Security,” the […]
Ben Levine, Senior Director of Security Product Marketing at Rambus, recently spoke with Semiconductor Engineering editor-in-chief Ed Sperling about the various security challenges associated with creating complex silicon. According to Levine, there are two primary issues associated with CPUs, SoCs and embedded systems becoming increasingly complex. “Firstly, there are more things (components) that can be […]
EE Times reports that Graphcore of Bristol, UK has put on the market a new type of processor for AI acceleration. It’s called the intelligence processing unit (IPU). According to CEO Nigel Toon, the IPU processor, is the most complex processor chip that’s ever been built. It’s described as “just shy of 24 billion transistors on a […]
