Home > Chip + Interface IP Glossary > ZQ Calibration
Table of Contents
ZQ Calibration is a process used in DDR (Double Data Rate) SDRAM memory systems, such as DDR3, DDR4, and DDR5, to precisely adjust the on-die termination (ODT) and output driver impedance of the DRAM. This calibration ensures signal integrity and reliable data transmission by matching the impedance of the memory device to the system’s transmission lines, minimizing reflections and voltage mismatches.
ZQ Calibration uses a dedicated ZQ pin on the DRAM module, which connects to a precision resistor (typically 240 ohms) on the motherboard. During initialization or periodically during operation, the DRAM performs a calibration cycle by measuring the voltage across this resistor. It then adjusts its internal impedance settings to match the external reference, ensuring optimal electrical characteristics for data I/O.
There are typically three types of ZQ calibration:
ZQ Calibration is critical in:
JEDEC standards define ZQ calibration requirements for DDR memory:
Rambus offers LPDDR Controller IP that feature ZQ Calibration. Learn more here.
