Found 78 Results

Scaling to DDR5 9600: Why Clocked Client Memory Modules Matter for AI PCs

https://www.rambus.com/blogs/scaling-to-ddr5-9600-why-clocked-client-memory-modules-matter-for-ai-pcs/

AI PCs running agentic workloads are expected to plan, execute, and adapt workflows in real time. These workloads depend on persistent context, concurrent processing, and continuous data movement between the processor and system memory. The result is increased demands on system memory requiring significantly higher bandwidth, greater capacity, and sustained performance under load. To meet […]

Rambus DRAM Tutorial

https://www.rambus.com/rambus-dram-tutorial/

This tutorial will describe DRAM architecture in detail, highlighting the similarities and differences between different DRAM technologies and the unique tradeoffs and design choices made to meet system needs. We will also cover the key components that memory transactions travel thorough to get to DRAMs and back, including memory controllers, PHYs, and where applicable, modules and buffer chips. We will describe the architecture of these critical components and discuss how DRAM architecture choices impact their performance and power efficiency. Standard scaling techniques for DRAMs will be highlighted along with challenges that the industry is currently facing. Input from industry experts will show the pros and cons of DRAM architecture choices, demonstrating the system impact and requirements for mainstream adoption. Future DRAM architectures will also be discussed.

Clamshell Mode

https://www.rambus.com/chip-interface-ip-glossary/clamshell-mode/

Clamshell Mode is a DRAM configuration technique where two memory modules share the same memory channel but are mounted on opposite sides of the PCB (Printed Circuit Board). This layout is commonly used in systems requiring high memory density within constrained physical space, such as embedded systems, mobile devices, and automotive electronics.

Rambus Delivers Industry-Leading Client Chipsets for Next-Generation AI PC Memory Modules

https://www.rambus.com/rambus-delivers-industry-leading-client-chipsets-for-next-generation-ai-pc-memory-modules/

Highlights: Introduces industry-leading LPDDR5 CAMM2 PMIC and DDR5 Gen 2 Client PMIC alongside Client Clock Driver and SPD Hub for high-performance notebooks, desktops and workstations Supports wide range of module performance and capacity use cases in LPCAMM2, CUDIMM and CSODIMM form factors Expands memory chipset offering to cover all JEDEC defined memory modules for servers […]

Memory Bandwidth and DDR5 MRDIMMs Explained in this Ask the Experts

https://www.rambus.com/blogs/ask-the-experts-ddr5-mrdimms/

John Eble, Vice President of Product Marketing for Memory Interface Chips at Rambus, recently shared the latest developments on the MRDIMM (Multiplexed Rank DIMM) DDR5 memory module architecture. This cutting-edge technology brings significant advances to memory bandwidth and capacity to support compute-intensive workloads including generative AI. What is MRDIMM? MRDIMM builds upon the existing DDR5 […]

PCIe 6.2 Switch

https://www.rambus.com/interface-ip/pci-express/pcie6-2-switch/

PCIe 6.3 Switch Contact Us The Rambus PCI Express® (PCIe®) 6.3 Switch is a customizable, multiport embedded switch for PCIe designed for ASIC implementations. It enables the connection of one upstream port and multiple downstream ports as a fully configurable interface subsystem. It is backward compatible to PCIe 5.0. ContactProduct Brief How the PCIe 6.3 […]

DDR5 Multiplexed Registering Clock Driver (MRCD) and Multiplexed Data Buffer (MDB)

https://www.rambus.com/memory-interface-chips/ddr5-dimm-chipset/ddr5-mrcd-and-mdb/

DDR5 Multiplexed Registering Clock Driver (MRCD) and Multiplexed Data Buffer (MDB) Delivering industry-leading memory bandwidth and capacity Contact Us The Rambus DDR5 Multiplexed Registering Clock Driver (MRCD) and Multiplexed Data Buffer (MDB) enable industry-standard DDR5 Multiplexed Rank DIMMs (MRDIMMs) operating at data rates up to 12,800 MT/s. Description Part Number Product Brief Applications 12800 MT/s […]

Rambus Unveils Industry-First Complete Chipsets for Next-Generation DDR5 MRDIMMs and RDIMMs to Deliver Breakthrough Performance for Data Center and AI

https://www.rambus.com/rambus-unveils-industry-first-complete-chipsets-for-next-generation-ddr5-mrdimms-and-rdimms-to-deliver-breakthrough-performance-for-data-center-and-ai/

Highlights: Introduces industry’s first Gen5 DDR5 RCD for RDIMMs at 8,000 MT/s, MRCD and MDB chips for next-generation MRDIMMs at 12,800 MT/s, and a second-generation server PMIC to support both Incorporates advanced clocking, control, and power management features needed for higher capacity and bandwidth modules operating at 8000 MT/s and above Feeds insatiable demand for […]

From Server to Client: New Rambus DRR5 Chip Offering for High-Performance PCs

https://www.rambus.com/blogs/from-server-to-client-new-rambus-drr5-chip-offering-for-high-performance-pcs/

Today marks another exciting milestone in the Rambus DDR5 journey with the news that we have just launched a DDR5 Client Clock Driver (CKD) for next-generation desktops and notebooks. The Rambus DDR5 CKD and SPD Hub are part of a new client memory interface chip offering that brings server technology advancements to the client market. […]

DDR5 vs DDR4 DRAM – All the Advantages & Design Challenges

https://www.rambus.com/blogs/get-ready-for-ddr5-dimm-chipsets/

[Last updated on: July 29, 2024] On July 14th, 2021, JEDEC announced the publication of the JESD79-5 DDR5 SDRAM standard signaling the industry transition to DDR5 server and client dual-inline memory modules (DIMMs). DDR5 memory brings a number of key performance gains to the table, as well as new design challenges. Computing system architects, designers, and […]

Rambus logo