At Rambus, we create cutting-edge semiconductor and IP products, providing industry-leading chips and silicon IP to make data faster and safer.
Found 3545 Results
DEFCON organizer talks IoT security
https://www.rambus.com/blogs/defcon-organizer-talks-iot-security-2/Ted Harrington, partner at Independent Security Evaluators and organizer of the annual DEFCON hacker conference, is not at all optimistic about a secure IoT. As Harrington tells Inverse, IoT security “will get worse, potentially a lot worse, before it gets better.” According to Harrington, new technology typically follows three predictable steps: Innovation, (similar) products that […]
Start Your HBM/2.5D Design Today
https://www.rambus.com/start-your-hbm-2-5d-design-today/SK hynix, Inc., Amkor Technology, eSilicon, Northwest Logic and Avery Design Systems have joined forces to offer a complete High Bandwidth Memory (HBM) supply chain solution. HBM is a JEDEC-defined standard that utilizes 2.5D technology to interconnect a SoC and a HBM memory stack. To learn more about the Rambus HBM2E Controller, click here.
From consoles to VR
http://www.rambusblog.com/2016/03/31/from-consoles-to-vr/#new_tabThe Atari 2600 (or VCS) – which hit the nascent video game market back in 1977 – packed 128 bytes RAM and an 8-bit MOS 6507 CPU clocked at a mere 1.19 MHz. According to Wikipedia, the RAM was tasked with handling run-time data, which included the call stack and the state of the game […]
From consoles to VR
https://www.rambus.com/blogs/from-consoles-to-vr-2/The Atari 2600 (or VCS) – which hit the nascent video game market back in 1977 – packed 128 bytes RAM and an 8-bit MOS 6507 CPU clocked at a mere 1.19 MHz. According to Wikipedia, the RAM was tasked with handling run-time data, which included the call stack and the state of the game […]
Toshiba Announces Immediate IP Subsystem Availability of PCI Express® and DDR3 for Custom LSI Platforms
https://www.rambus.com/toshiba-announces-immediate-ip-subsystem-availability-of-pci-express/May 31, 2016 TOKYO– Toshiba Corporation’s (TOKYO: 6502) Storage & Device Solutions Company announced today the immediate availability of PCI Express *1 and DDR3 SDRAM *2 IP subsystems *3 developed in conjunction with Northwest Logic, a leading provider of high-performance, easy-to-use, silicon-proven PCI Express and Memory Interface IP cores. These subsystems are available on custom […]
IoT on the edge
http://www.rambusblog.com/2016/03/30/iot-on-the-edge/#new_tabMcObject CEO Steve Graves recently noted that there is little industry discussion about data management on so-called edge nodes comprising the Internet of Things (IoT). “A vast number of edge devices will need to store, retrieve and analyze some data right where they sit, before shipping anything ‘upstream’ to gateway or server-based data aggregation points […]
IoT on the edge
https://www.rambus.com/blogs/iot-on-the-edge-2/McObject CEO Steve Graves recently noted that there is little industry discussion about data management on so-called edge nodes comprising the Internet of Things (IoT). “A vast number of edge devices will need to store, retrieve and analyze some data right where they sit, before shipping anything ‘upstream’ to gateway or server-based data aggregation points […]
Balancing cores and memory with Smart Data Acceleration
http://www.rambusblog.com/2016/03/29/balancing-cores-memory-smart-data-acceleration/#new_tabEd Sperling of Semiconductor Engineering recently noted that adding more cores to a processor doesn’t necessarily improve system performance. In fact, designing the wrong size or type of core may actually waste power. “This has set the stage for a couple of broad shifts in the semiconductor industry,” Sperling explained. “Memory architectures can play an […]
Balancing cores and memory with Smart Data Acceleration
https://www.rambus.com/blogs/balancing-cores-memory-smart-data-acceleration/Ed Sperling of Semiconductor Engineering recently noted that adding more cores to a processor doesn’t necessarily improve system performance. In fact, designing the wrong size or type of core may actually waste power. “This has set the stage for a couple of broad shifts in the semiconductor industry,” Sperling explained. “Memory architectures can play an […]
Architecting new memory for the IoT
http://www.rambusblog.com/2016/03/28/architecting-new-memory-iot/#new_tabThe once indefatigable Moore’s Law is beginning to slow, even as data, driven by a burgeoning Internet of Things (IoT), continues to increase exponentially. Consequently, a slew of new memory architectures, including those utilizing 2.5D and 3D packaging, are evolving to meet the demands of a new digital age.
