ARM TechCon 2014 kicks off today in Santa Clara, California. We’ll be at booth #206, showcasing our flagship DPA resistant cryptographic cores and software libraries. The demo shows a comparison of potential vulnerabilities of standard AES implementations in hardware and software versus DPA resistant AES core and library. The standard AES core is susceptible to DPA attacks and leaks a sufficient amount to lose valuable data, while the DPA resistant core shows no significant leakage and remains protected from side-channel attacks.
Rambus showcases DPA resistant Cryptographic Cores @ ARM TechCon 2014
Rambus Cryptography Research Division Launches Suite of DPA Resistant Cores Addressing the Continuing Rise in Data Theft
Enables easy-to-integrate countermeasures as further deterrent to side-channel attacks
SUNNYVALE, Calif. – September 30, 2014 – Rambus Inc. (NASDAQ:RMBS), today announced that its Cryptography Research division has introduced a family of differential power analysis (DPA) resistant cryptographic cores. As part of Rambus’ overall IP cores program, these ready-to-use IP cores offer chipmakers an easy-to-integrate security solution with built-in side channel resistance for cryptographic functions across a wide range of connected devices. Leading with high-performance AES cryptographic cores, these DPA resistant solutions provide SoC manufacturers with a seamless solution that enables them to devote resources to differentiating features and reduce implementation time.
“Instances of data theft are increasing at an alarming rate,” said Dr. Simon Blake-Wilson, vice president of Products and Marketing of the Rambus Cryptography Research division. “These threats highlight the vulnerability of valuable and sensitive data in all of our connected devices. By enhancing today’s standard cryptographic cores with robust DPA resistance, we ensure our customers have a higher level of protection with validated solutions.”
DPA attacks use variations in the electrical power consumption or RF emissions of a targeted device to derive secret keys from crypto algorithms. Many industries, including payments, content protection and defense, now require that chipsets include protection against DPA attacks. By packaging DPA countermeasures into cryptographic IP cores, robust DPA resistance can now be easily integrated into SoCs using hardware cores or software libraries. These solutions provide flexible side-channel resistance validated to different security and performance levels based on product requirements.
As one of the most widely used encryption algorithms for both commercial and government applications, the initial offering includes both 128- and 256-bit AES cryptographic cores. The product roadmap includes a full suite of solutions across all standard algorithms, such as 3DES, ECC, SHA, and government-recommended Suite B. These cores are validated to resist first- and second-order DPA attacks up to 10 million traces and can be optimized for size, speed, and security level, based on customer requirements.
Having discovered side-channel attacks, Cryptography Research scientists have developed a comprehensive portfolio of application-specific hardware core and software library solutions that chipmakers can use to build DPA resistant products. These DPA resistant solutions can be integrated into a wide range of SoCs, including power-sensitive mobile applications, highly secure anti-tampering and performance-driven multi-core processors. These cores and libraries are accompanied by a variety of tools, such as the DPA Workstation™, as well as services and system IP to help chipmakers improve system margins, reduce cost, focus on product differentiation and speed time-to-market.
Follow Rambus
Company website: rambus.com
Rambus blog: rambus.com/news-events/blog
Twitter: @rambusinc
LinkedIn: www.linkedin.com/company/rambus
Facebook: www.facebook.com/RambusInc
About Cryptography Research
Cryptography Research, a division of Rambus Inc., is a leader in semiconductor security research and development. Established by internationally renowned cryptographer Paul Kocher, Cryptography Research develops and licenses innovative technologies in areas including tamper resistance, content protection, anti-counterfeiting, network security, and financial services. Over eight billion security products are made each year under license from Cryptography Research. Security systems designed by Cryptography Research scientists and engineers protect hundreds of billions of dollars in commerce annually. Additional information is available at cryptography.com.
About Rambus Inc.
Rambus brings invention to market. Our customizable IP cores, architecture licenses, tools, services, and training improve the competitive advantage of our customer’s products while accelerating their time-to-market. Rambus products and innovations capture, secure and move data. For more information, visit rambus.com.
Rambus to Showcase Security and Memory IP Core Solutions at ARM TechCon 2014
Santa Clara – September 30, 2014
| Who: | Rambus (NASDAQ:RMBS)) | |
| Where: | ARM TechCon 2014 Santa Clara Convention Center – Booth #206 5001 Great America Parkway, Santa Clara, Calif. armtechcon.com |
|
| When: | October 1-3, 2014 |
At ARM TechCon 2014, Rambus will demonstrate its IP core innovations across both memory and security technologies, including its Beyond DDR4 initiative for next-generation server applications and R+™ LPDDR3for mobile applications. The Rambus Cryptography Research Division will demonstrate the recently launched Differential Power Analysis (DPA) resistant cores, as well as the CryptoFirewall™ content protection core.
Demonstrations will be available at the Rambus booth, #206.
Demonstrations
R+ LPDDR3
Fully compliant with LPDDR2 and LPDDR3, the R+ LPDDR3 PHY is part of a complete memory solution designed for the latest generation of mobile devices. When combined with R+ LPDDR3 DRAM, the R+ LPDDR3 memory solution reduces memory system power by up to 25%. This demonstration will show a side-by-side silicon signaling comparison between the R+ LPDDR3 PHY in standard and R+ low-swing signaling modes, highlighting the power advantages delivered by the R+ architecture.
Beyond DDR4 – R+ Technology for Next-generation Server Memory
This demonstration will showcase next-generation technologies that extend server memory solutions beyond the capabilities of DDR4. With data rates of up to 6.4 Gbps in a multi-rank, multi-DIMM system, this high-performance, high-capacity technology simplifies system design and significantly reduces overall system power requirements.
DPA Resistant Cores
As part of the family of DPA resistant cryptographic cores from the Rambus Cryptography Research division, this demonstration will showcase the side channel resistance of Rambus high-performance AES cryptographic cores and libraries compared to standard, unprotected AES implementations.
CryptoFirewall Security Core
This demonstration features a CryptoFirewall core implemented in an STMicroelectronics (ST) set-top-box (STB) chipset and development board. The chipset is decrypting a video stream using the CryptoFirewall core to provide the encryption key. Supported features include differentiation, provisioning of rights using ERKs, channel change, and decryption of two streams simultaneously with both displayed via picture-in-picture.
About Rambus Inc.
Rambus brings invention to market. Our customizable IP cores, architecture licenses, tools, services, and training improve the competitive advantage of our customer’s products while accelerating their time-to-market. Rambus products and innovations capture, secure and move data. For more information, visit rambus.com.
Lensless smart sensors eye the final frontier
Traditional imaging is typically associated with conventional cameras that capture a simple, straightforward representation of a particular subject or scene.
Kopin Introduces a Wearable Product with a Complete MIPI Solution from Mixel
Mixel Further Expands its Market Share in the MIPI IP Market
San Jose, CA – September 29, 2014 – Mixel®, the leader in mobile mixed-signal intellectual property (IP), announced today that Kopin® Corporation (NASDAQ: KOPN), a leading developer of innovative wearable computing technologies and solutions, has successfully incorporated Mixel’s complete MIPI® solution into its recently announced A914 product. This solution includes Mixel’s high-performance, low-power Rx D-PHY SM and Northwest Logic’s full-featured, small-size CSI-2 Rx Controller Core. Northwest Logic is an active participant in Mixel’s MIPI Central Ecosystem Partnership Program, which brings together best-of-class MIPI ecosystem stakeholders.
“As we push the envelope with our state-of-the-art products in a market segment that is rapidly evolving, we have selected a MIPI IP provider that could enable us to achieve the first-time silicon success,” said Dr. Hong Choi, Kopin’s Chief Technology Officer. “Minimizing power and area are of paramount importance in our products. The Mixel team delivered the IPs under a tight schedule and provided us with outstanding product and customer support.”
“We are delighted to see that Mixel MIPI IPs are being integrated into exciting new products such as Kopin’s wearable line of products,” said Ashraf Takla, Mixel’s President and CEO. “It is particularly fulfilling to see Mixel gaining market share in the MIPI IP market as that market continues to grow rapidly.”
“Collaborating with Mixel to provide a market-leading, complete MIPI solution including Rx D-PHY SM Rx and CSI-2 Rx Controller Core is a win for us all,” said Brian Daellenbach, President of Northwest Logic. “We are excited to be part of Kopin’s wearable technology application.”
Mixel will be demonstrating many of its own, as well as its customers’ products, at the TSMC 2014 Open Innovation Platform® Ecosystem Forum, September 30th, San Jose Convention Center, and the MIPI Alliance face-to-face all-member meeting in Shanghai, October 7th – 10th.
For more information contact:
| Mixel, Inc. Michael Tran (408) 436-8500 x140 [email protected] www.mixel.com |
Northwest Logic Vinitha Seevaratnam (503) 533-5800 x308 [email protected] www.nwlogic.com |
Kopin Corporation Stuart Nixdorff (508) 870-5959 [email protected] www.kopin.com |
About Mixel®:
Mixel is the leader in mixed-signal mobile IPs and offers a wide portfolio of high-performance mixed-signal connectivity IP solutions. Mixel’s mixed-signal portfolio includes PHYs and SerDes, such as Mobile PHYs (MIPI® D-PHY SM, M-PHY®, and LVDS), general purpose Transceivers, and high-performance PLL and DLL IP cores. For more information contact Mixel at [email protected] or visit www.mixel.com.
About Northwest Logic
Northwest Logic, founded in 1995 and located in Beaverton, Oregon, provides high-performance, silicon-proven, easy-to-use IP cores including high-performance Memory Interface Solution (DDR4/3/2, LPDDR3/2/1, RLDRAM 3/II), Expresso Solution (PCI Express 3.0/2.1/1.1 cores and drivers including DMA support), and MIPI Solutions (CSI-2, DSI). These solutions support a full range of platforms including ASICs, Structured ASICs and FPGAs. For additional information, visit www.nwlogic.com or contact [email protected].
About Kopin:
Kopin Corporation is a leading developer and provider of innovative wearable technologies and modules for the head-worn computing and display systems built by OEM customers. Kopin’s technology portfolio includes ultra-small displays, optics, speech enhancement technology, system and hands-free control software, low-power ASICs, and ergonomically designed smart headset reference systems. Kopin’s proprietary components and technology are protected by more than 200 global patents and patents pending. For more information, please visit Kopin’s website at https://www.kopin.com.
About The MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. Founded in 2003, the organization has more than 275 member companies worldwide, more than 15 active working groups, and has delivered more than 45 specifications within the mobile ecosystem in the last decade. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP tool providers, test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit www.mipi.org.
Mixel® and the Mixel logo are registered trademarks of Mixel, Inc.
Kopin and CyberDisplay are registered trademarks of Kopin Corporation.
MIPI®, M-PHY®, CSISM, D-PHYSM are registered trademarks or service marks of MIPI Alliance, Inc.
Protecting FPGAs from side-channel attacks
A field-programmable gate array – or FPGA – is an integrated circuit that can be configured by a customer or designer after manufacturing. As HPC Wire’s Nicole Hemsoth recently reported, FPGAs have found a comfortable home in a broad range of applications that can be very broadly defined as search-based with the arrival of Big Data in HPC, hyperscale and general commercial environments. In addition, FPGAs are seeing significant adoption in research—particularly in the life sciences.
