Rambus is at DesignCon 2016
The DesignCon 2016 expo kicked off on January 20th in Santa Clara. Rambus was at booth #835, showcasing its R+™ enhanced standard serial link and memory
Home > SerDes PHYs > Page 8
The DesignCon 2016 expo kicked off on January 20th in Santa Clara. Rambus was at booth #835, showcasing its R+™ enhanced standard serial link and memory
Rambus has launched a 28Gbps multi-modal serial link PHY on Samsung’s leading-edge 14nm Low Power Plus (LPP) process. According to Luc Seraphin, senior VP and
Rambus has renewed its patent license agreement with Toshiba Corporation. As per the terms of the new three-year agreement, Toshiba will be licensing a wide
Rambus has confirmed its participation in MPEG LA’s DisplayPort patent pool, alongside founding licensors Hitachi Maxell, Philips, Sony and Lattice Semiconductor. By joining the pool,
The Platform’s Timothy Prickett Morgan reports that Google is eyeing networking throughput capabilities of 5 petabits per second. However, as Google Fellow Amin Vahdat recently
Globalfoundries – which operates a total of 8 semiconductor fabrication facilities across the globe – has a long history of collaborating with Rambus on a
