The way that consumers shop in-store is fundamentally changing. The rise of ‘Scan and Go’ technology, coupled with other industry developments, is helping retailers to overhaul the buying experience that they offer their customers. So, what do retailers need to know about Scan and Go, and what are its benefits?
The rise of Scan and Go technology and how it works
Rambus Delivers High-Speed SerDes Interface Solutions on GLOBALFOUNDRIES FX-14™ ASIC Platform for Data Center and Enterprise
Suite of silicon-proven PHYs on 14nm LPP process technology maximize performance and flexibility
SUNNYVALE, Calif. – Oct. 12, 2017 – Rambus Inc. (NASDAQ: RMBS), a leading provider of semiconductor and IP products, today announced the availability of a suite of silicon-proven, high-speed SerDes solutions including 16G MPSL (multi-protocol serial link), 30G C2C (chip-to-chip) and 30G VSR (very short reach) PHYs developed for GLOBALFOUNDRIES high-performance FX-14™ ASIC platform. Built on the GLOBALFOUNDRIES’ 14nm FinFET (14LPP) process technology, the Rambus SerDes PHYs are optimized for power and area at peak bandwidth, generating Ethernet speeds up to 100Gb and beyond for high-speed wireline, wireless, 5G network infrastructure, high-performance servers, storage, connectivity and compute applications.
“Data traffic and bandwidth demands have exploded, driving the insatiable need for highly optimized, high-performance semiconductor solutions,” said Luc Seraphin, senior vice president and general manager of the Rambus Memory and Interfaces Division. “Through our collaboration with GLOBALFOUNDRIES, Rambus is delivering robust high-speed interface IP that enables innovative chips and systems designed specifically for the Data Center and Communications markets and helping GLOBALFOUNDRIES deliver value to its customers through tested solutions.”
“Next-generation systems for cloud and communications must deliver more performance and handle more complexity than ever before,” said Kevin O’Buckley, vice president of product development at GLOBALFOUNDRIES. “Working together with Rambus enables us to provide ASIC solutions to our customers with a range of high-speed SerDes interfaces that have been optimized for power and area at peak bandwidth while maintaining complete compatibility with industry standards.”
The Rambus SerDes PHYs include a Physical Media Attachment (PMA) hard macro and Physical Coding Sub-layer with Built-in Self-Test (PCS-BIST) soft macro. The PHYs can also be configured to multiple channel widths and packaging options, which simplifies integration and maximizes design flexibility.
For additional information on Rambus SerDes Interface Solutions, please visit rambus.com/serdes.
Is banking transformation leaving consumers behind?
New research from omni-channel solutions firm, NCR Corporation, has found that UK consumers have high expectations of their financial institutions, and that there is room for improvement from banks seeking to meet those growing standards.
Mentor Graphics, Northwest Logic, and Krivi Semiconductor Announce Availability of Complete DDR4 SDRAM IP Design and Verification Solution
Mentor Graphics, Northwest Logic, and Krivi Semiconductor Announce Availability of Complete DDR4 SDRAM IP Design and Verification Solution
WILSONVILLE, Ore., October 5, 2016 – Mentor Graphics® Corporation (NASDAQ: MENT), Northwest Logic and Krivi Semiconductor
today announced the availability of a complete DDR4 SDRAM IP design and verification solution that enables ASIC and FPGA design teams to quickly design and verify DDR4 memory subsystems in the Mentor Graphics IP Partnership Program. Together, Mentor Graphics, Northwest Logic, and Krivi Semiconductor enable customers to reduce time-to-market by a factor of 2X by integrating complementary design and verification IP into a single flow. Northwest Logic provides silicon-proven, high-performance, easy-to-use memory controller design IP for use in both ASICs and FPGAs along with a comprehensive set of add-on cores, while Krivi Semiconductor offers state-of-the-art DDR PHY with DFI compatibility and minimum integration overhead. Mentor Graphics supplies a comprehensive, configurable, ready-to-go verification IP tool suite for memory controllers and interfaces.
The Mentor Graphics IP Partnership Program provides a complete ecosystem enabling rapid integration of design and verification IP for ASIC and FPGA design teams. By enabling early access to design IP from leading suppliers by Mentor Graphics, and reciprocal early access to Mentor Graphics’ Questa® Verification IP (QVIP) by leading design IP suppliers, the program provides high performance, high quality, pre-validated design IP, and pre-configured, easy-to-use, ready-to-go verification IP. As a result, SoC project teams can cut their IP design and verification time in half.
“The partnership between independent design IP and verification IP suppliers ensures unbiased validation,” said Mark Olen, Mentor Graphics product marketing group manager. “Working with Northwest Logic and Krivi Semiconductor enables our mutual ASIC and FPGA customers to integrate their DDR4 SDRAM design IP in half the time, while providing the highest levels of impartial verification quality.”
Northwest Logic provides its high-performance, high-quality, easy-to-use “To the Point Solutions” through a combination of design IP and services. “Our DDR4 SDRAM Controller Core is designed for use in applications requiring high memory throughput, high clock rates and full programmability,” said Brian Daellenbach, President of Northwest Logic. “By working with Krivi Semiconductor and Mentor Graphics, our customers have access to a complete DDR4 PHY, controller, and advanced verification solution.”
Krivi Semiconductor offers state-of-the-art DDR PHY with DFI compatibility and minimum integration overhead. “We have exhaustively validated our Multi-DDR PHY solution using Mentor Graphics DDR Questa VIP,” said Gyan Prakash, CTO. “We are pleased to work with memory controller vendors such as Northwest Logic, and become part of Mentor’s IP/VIP ecosystem.”
Mentor Graphics’ QVIP library provides engineers with standard UVM SystemVerilog components using a common architecture across a wide range of protocols, including DDR4 SDRAM memory. Test plans, compliance tests, test sequences, and protocol coverage are all included in source code format, allowing easy re-use, customization, and debug. The QVIP components also include a comprehensive set of protocol checks, error injection, and debug capabilities.
About Krivi Semiconductors
Krivi Semiconductor is a specialized company in DDR PHY, IO pad libraries and Analog clocking IPs. Krivi offers highest performance DDR PHY in smallest area and power besides offering friendly SoC integration. The highly motivated engineering team at Krivi takes advantage of decades of successful high volume IP creation experience to bring best-in-class AMS and wired interconnect PHY IP products. For more information about Krivi visit www.krivisemi.com
About Northwest Logic
Northwest Logic’s mission since being founded in 1995, is to provide high-performance, high-quality, easy-to-use “To the Point Solutions” using a combination of IP Cores and design services. Northwest Logic’s IP cores include high-performance PCI Express solution (PCI Express 4.0/3.0/2.1/1.1 cores and DMA cores and drivers), Memory Interface solution (HBM, MRAM, DDR4/3/2/1, LPDDR4/3/2/1, RLDRAM 3/II, and MIPI Solution (CSI-2, DSI/DSI-2). These solutions support a full range of platforms including ASICs, Structured ASICs, and FPGAs. For more information about Northwest Logic visit www.nwlogic.com.
(Mentor Graphics and Questa are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
For More Information:
Laura Parker
[email protected]
Mentor Graphics
503.685.1775
ABOUT MENTOR GRAPHICS
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of approximately $1.18 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: https://www.mentor.com/.
Functional Safety Issues Rising
Developing semiconductors for safety-critical markets such as automotive, industrial and medical involves a growing list of extra steps that need to be taken pre- and post-manufacturing to ensure product integrity, reliability and security.
The rise of mobile scan and go technology
The way that consumers shop in-store is fundamentally changing.
The rise of ‘Scan and Go’ technology, coupled with other industry developments, is helping retailers to overhaul the buying experience that they offer their customers. So, what do retailers need to know about Scan and Go, and what are its benefits?

