High-performance, power-efficient memory solution designed for today’s data centers
SUNNYVALE, Calif. – February 7, 2017 – Rambus Inc. (NASDAQ: RMBS) today announced the availability of its High Bandwidth Memory (HBM) Gen2 PHY developed for GLOBALFOUNDRIES high-performance FX-14TM ASIC Platform. Built on the GLOBALFOUNDRIES 14nm FinFET (14LPP) process technology, the Rambus HBM PHY is aimed at networking and data center applications and designed for systems that require low latency and high bandwidth memory. This PHY is fully compliant with the JEDEC HBM2 standard and supports data rates up to 2000 Mbps per data pin, enabling a total bandwidth of 256 GB/s to meet the needs of today’s most data-intensive tasks.
“Data center needs are continuously changing and we are at the forefront of delivering memory interface technology designed to meet today’s most demanding workloads,” said Luc Seraphin, senior vice president and general manager of the Rambus Memory and Interfaces division. “Through our collaboration with GLOBALFOUNDRIES, we are delivering a comprehensive and robust solution for high-performance data center and networking applications. Our HBM offering will allow data center solution developers to bring high performance memory closer to the CPU, thus reducing latency and improving the system throughput.”
“With the rise of cloud computing and the growing needs of Big Data, the computing power of data centers is burdened more than ever and hardware manufacturers are being called upon to deliver new solutions that can meet these challenges,” said Kevin O’Buckley, vice president product development GLOBALFOUNDRIES. “Working together with Rambus enables us to provide ASIC solutions to our customers with increased memory capacity and bandwidth, with improved power efficiency. This HBM innovation complements other advanced chip to chip interfaces in our ASIC platform, including our industry leading 56G Long Reach SerDes technology.”
The Rambus HBM PHY delivers high performance with lower power consumption when compared to other memory solutions. It combines 2.5D packaging with a wider interface (1024 bits) at a lower clock speed, which results in a higher overall throughput while remaining energy efficient for even the most high-performance computing applications. Rambus experts perform complete signal and power integrity analysis on the entire 2.5D systems to ensure all signal and thermal requirements are met.
The HBM PHY is another key component in Rambus’ memory and SerDes high-speed interface IP portfolio for networking and data center applications. For additional information on Rambus Memory and Interfaces solutions, please visit rambus.com/memory-and-interfaces.
Follow Rambus:
Company website: rambus.com
Rambus blog: rambusblog.com
Twitter: @rambusinc
LinkedIn: www.linkedin.com/company/rambus
Facebook: www.facebook.com/RambusInc
Press contact:
Agnes Toan
Corporate Communications
(408) 462-8905
atoan@rambus.com