Found 213 Results

NetSpeed and Northwest Logic Partner to Boost Performance in Hyperscale and Automotive SoCs

https://www.rambus.com/boost-performance-in-hyperscale-and-automotive-socs/

San Jose, Calif., May 8, 2018—NetSpeed Systems, Inc. and Northwest Logic today announced a partnership to deliver high throughput memory subsystem solutions for customers designing SoCs for hyperscale and automotive applications. The combination of NetSpeed’s interconnect IP and Northwest Logic’s HBM2 and GDDR6 memory controllers provides a platform that enables end-to-end QoS (Quality of Service), […]

NIST eyes lightweight cryptography to protect small electronics

https://www.rambus.com/blogs/nist-eyes-lightweight-cryptography-to-protect-small-electronics/

Small devices, comprehensive protection Cryptography experts at the National Institute of Standards and Technology (NIST) have kicked off an initiative to protect IoT devices that require a new class of cryptographic defenses against cyber-attacks. More specifically, the creation of such defenses is the goal of NIST’s lightweight cryptography initiative – which aims to develop cryptographic […]

Aldec’s HES UltraScale+ Reconfigurable Accelerator and Northwest Logic’s PCI Express Cores Provide Proven PCI Express Solution

https://www.rambus.com/northwest-logic-pci-express-solution-aldec-hes-hft-ultrascale-reconfigurable-accelerator-platform/

                                                                                                              […]

ASICs Unlock Deep Learning Innovation: Webinar May 2, 2018

https://www.rambus.com/asics-unlock-deep-learning-innovation-webinar-may-2-2018/

Please join Samsung Electronics, Amkor, eSilicon and Northwest Logic as we present a complete implementation platform for deep learning ASICs San Jose, Calif. — April 3, 2018 — Deep learning applications require extreme performance, low power and high efficiency to effectively process the massive amounts of data used in those applications. Many of these artificial […]

Rambus and IBM design hybrid memory system architectures

https://www.rambus.com/blogs/rambus-ibm-design-hybrid-memory-system-architectures/

Higher capacity in server memory subsystems Rambus and the IBM Server Group (IBM SG) are currently researching hybrid memory systems. Targeting one of the industry’s key performance challenges, Rambus Labs and IBM SG are working to optimize DRAM and emerging memories to create a high-capacity memory subsystem that delivers comparable performance to DRAM. In this […]

Detecting and analyzing side-channel vulnerabilities with TVLA

https://www.rambus.com/blogs/detecting-and-analyzing-side-channel-vulnerabilities-with-tvla/

Bart Stevens, the senior director of sales for the EMEA region in Rambus’ Security Division and Gary Kenworthy, a senior principal engineer in Rambus’ Security Division, recently penned an article for Semiconductor Engineering that discusses the evaluation of side-channel vulnerabilities with Test Vector Leakage Assessment (TVLA). Have you read our primer? – Side-channel attacks: explained […]

Northwest Logic’s Expresso 4.0 Controller Core and Fidus Systems’ Zynq UltraScale+ Platform demonstrates PCIe® 4.0 Support

https://www.rambus.com/northwest-logics-expresso-4-0-controller-core-and-fidus-systems-zynq-ultrascale-platform-demonstrates-pcie-4-0-support/

                                                                                   Northwest Logic and Fidus Systems showcase a proven PCIe Gen 4 platform for developing […]

ASICs Unlock Deep Learning Innovation: Live Seminar in Silicon Valley

https://www.rambus.com/northwest-logic-asics-unlock-deep-learning-innovation-live-seminar-silicon-valley/

Please join Samsung Electronics, Amkor, eSilicon and Northwest Logic as we explore a complete implementation platform for deep learning ASICs  San Jose, Calif. — February 13, 2018 — Practical implementation of deep learning technology demands extreme performance, low power and efficient access to massive amounts of data. Advanced application-specific integrated circuits (ASICs) play a critical […]

Understanding the post Moore-Era data center

https://www.rambus.com/blogs/understanding-post-moore-era-data-center/

Steven Woo, the vice president of systems and solutions and distinguished inventor in Rambus’ Office of the CTO, recently authored an article for Semiconductor Engineering that explores the data center in 2018 and beyond. As Woo observes, there are a number of trends that continue to challenge the design of conventional von Neumann architecture, including […]

Micron, Rambus, Northwest Logic and Avery Design to Deliver a Comprehensive GDDR6 Solution for Next-Generation Applications

https://www.rambus.com/northwest-logic-micron-rambus-avery-design-deliver-comprehensive-gddr6-solution-next-generation-applications/

Comprehensive solution including memory, PHY, Controller and Verification IP for ASIC and FPGA to enable GDDR6 adoption beyond graphics Boise, Idaho, January 23, 2018 (GLOBE NEWSWIRE) — Micron Technology, Inc. (NASDAQ:MU), a leading memory and storage provider, today announced with Rambus Inc., Northwest Logic and Avery Design, their efforts to deliver a comprehensive solution for […]

Rambus logo