As AI and HPC workloads accelerate, next-generation data center fabrics must deliver unprecedented throughput without compromising security. The Ultra Ethernet Consortium (UEC) is redefining high-performance networking with a new transport architecture designed for RDMAclass efficiency and massive scale. In this webinar, we will demystify UEC’s security model, purpose-built to protect scale-out networks running over dedicated […]
AI training continues to push the limits of memory bandwidth, latency, and system scalability. As model sizes grow and compute density increases, memory architecture has become a defining factor in overall system performance. HBM has emerged as the memory of choice for these workloads, and HBM4E represents the next major step forward. HBM4E extends the […]
We’re excited to be participating at TSMC North America Technology Symposium! Stop by booth #400 and learn about our solutions. To learn more and register, click the link here: https://www.tsmc.com/static/english/campaign/Symposium2026/index.htm
Join us at D&R IP SoC Silicon Valley! Stop by Table 1 and chat with our experts about our Silicon IP offerings. We will also be presenting on three topics. Session information below. From Monolithic SoCs to Chiplets: A new Hardware Security Paradigm Speaker: Berardino Carnevale, Senior Technical Marketing and Product Manager at Rambus Abstract: […]
We are excited to be attending COMPUTEX in Taipei, Taiwan! If you would like to schedule some time to meet with us at the show, please send us an email here or fill out our contact form here. To register and learn more about COMPUTEX, visit the page here: https://www.computextaipei.com.tw/en/index.html About COMPUTEX Established in […]
Upcoming Events 
