At Rambus, we create cutting-edge semiconductor and IP products, providing industry-leading chips and silicon IP to make data faster and safer.
Found 303 Results
PCIe 6.0 Retimer Controller with CXL Support
https://www.rambus.com/interface-ip/pci-express/pcie6-retimer-controller/PCIe 6.0 Retimer Controller with CXL Support Contact Us PCI Express® (PCIe®) 6.0 links operating at 64 GT/s using PAM4 signaling have a reach of up to 13 inches at nominal conditions on standard PCBs. Extending trace routing beyond this distance results in higher first bit error rates (FBER) and reduced link efficiency due to […]
VESA DSC 1.2b Decoder for AMD Xilinx FPGAs Product Brief
https://go.rambus.com/vesa-dsc-1-2b-decoder-amd-xilinx-fpgas-product-brief#new_tabThe Rambus VESA® Display Stream Compression (DSC) decoder IP core for AMD Xilinx FPGAs deliver visually lossless video compression performance, enabling designers to handle the growing bandwidth requirements of cutting-edge displays with higher resolutions, faster refresh rates, and greater pixel depths.
VESA DSC 1.2b Decoder for Intel FPGAs Product Brief
https://go.rambus.com/vesa-dsc-1-2b-decoder-intel-fpgas-product-brief#new_tabThe Rambus VESA® Display Stream Compression (DSC) decoder IP core for Intel FPGAs deliver visually lossless video compression performance, enabling designers to handle the growing bandwidth requirements of cutting-edge displays with higher resolutions, faster refresh rates, and greater pixel depths.
VDC-M 1.2 Encoder for AMD Xilinx FPGAs Product Brief
https://go.rambus.com/vesa-vdc-m-1-2-encoder-amd-xilinx-fpgas-product-brief#new_tabThe Rambus VESA VDC-M 1.2 Encoder IP Core for AMD Xilinx FPGAs implements a fully compliant VESA Display Compression-M (VDC-M) 1.2 decoder to deliver visually lossless video compression. The decoder supports various usage models, including typical MIPI Display Serial Interface 2 (MIPI DSI-2) usage models.
VDC-M 1.2 Encoder for Intel FPGAs Product Brief
https://go.rambus.com/vesa-vdc-m-1-2-encoder-intel-fpgas-product-brief#new_tabThe Rambus VESA VDC-M 1.2 Encoder IP Core for Intel FPGAs implements a fully compliant VESA Display Compression-M (VDC-M) 1.2 decoder to deliver visually lossless video compression. The decoder supports various usage models, including typical MIPI Display Serial Interface 2 (MIPI DSI-2) usage models.
VESA DSC 1.2b Encoder for Intel FPGAs Product Brief
https://go.rambus.com/vesa-dsc-1-2b-encoder-intel-fpgas-product-brief#new_tabThe Rambus VESA® Display Stream Compression (DSC) encoder IP core for Intel FPGAs deliver visually lossless video compression performance, enabling designers to handle the growing bandwidth requirements of cutting-edge displays with higher resolutions, faster refresh rates, and greater pixel depths.
VESA DSC 1.2b Encoder for AMD Xilinx FPGAs Product Brief
https://go.rambus.com/vesa-dsc-1-2b-encoder-amd-xilinx-fpgas-product-brief#new_tabThe Rambus VESA® Display Stream Compression (DSC) encoder IP core for AMD Xilinx FPGAs deliver visually lossless video compression performance, enabling designers to handle the growing bandwidth requirements of cutting-edge displays with higher resolutions, faster refresh rates, and greater pixel depths.
VESA Video Compression IP Cores
https://www.rambus.com/interface-ip/vesa-video-compression/VESA DSC and VDC-M Video Compression IP Cores Visually lossless compression performance for mobile, AR/VR and automotive displays Contact Us VESA DSC and VDC-M Video Compression IP Rambus VESA® Display Stream Compression (DSC) and VDC-M encoder and decoder IP cores deliver visually lossless video compression performance, enabling designers to handle the growing bandwidth requirements of […]
Autonomous Vehicles: Everything about self-driving cars explained
https://www.rambus.com/blogs/autonomous-vehicles-explained/A self-driving car is a computer-controlled vehicle that drives itself. Also referred to as an autonomous vehicle, driverless car, or robotic car (robo-car), a self-driving car analyzes its environment to safely move and react without human input. In this article, you’ll learn: 6 levels of autonomous cars History of autonomous vehicles How do self-driving cars […]
IME-IP-340 Inline Memory Encryption Engine
https://www.rambus.com/security/inline-memory-encryption/ime-ip-340/IME-IP-340 Inline Memory Encryption Engine Contact Us IME-IP-340 Inline Memory Encryption (IME) Engine provides just-in-time encryption, decryption and authentication for all memory read and write requests between a host processor and its attached memory. Absent encryption, instruction and data stored in external memory are vulnerable to attack, introspection, or modification as they are loaded and […]
