Home > Search
Found 301 Results
Highlights: Pushes performance to 64 GT/s for advanced AI/ML, storage and networking applications Implements full PCIe 6.0 feature set with optimized power, area and latency Offers state-of-the-art data security with integrated IDE engine SAN JOSE, Calif. – Jan. 26, 2022 – Rambus Inc. (NASDAQ: RMBS), a premier chip and silicon IP provider making data faster and safer, today announced […]
In this video, we demonstrate the Rambus Controller IP for CXL 2.0 and the CXL.mem protocol used to access Host-managed Device Memory, or HDM. This demonstration is performed using Intel’s Pre-Production Xeon processor as a host, connected to an FPGA board, instantiating Rambus’ CXL Controller and CXL.mem test design.
PCI Express® 4.0 also known as PCIe 4.0 or PCIe Gen 4 is the fourth generation of Peripheral Component Interconnect Express (PCI express) expansion bus specifications, which are developed, published, and maintained by the PCI Special Interest Group (PCI-SIG). It is an open standard. In this blog, you’ll learn all about PCI express 4 performance […]
In this blog post, we take an in-depth look at the world of side-channel attacks. We describe how side-channel attacks work and detail some of the most common attack methodologies. We also explore differential power analysis (DPA), an extremely powerful side-channel attack capable of obtaining and analyzing statistical measurements across multiple operations. In addition, we […]
Rambus announced this week that it demonstrated for the first time a PCI Express 5.0 Controller IP (PCIe 5 Controller) operating at 32 GT/s on a leading FPGA platform. “We’ve achieved a new industry benchmark with the demonstration of our PCIe 5.0 Controller operating at 32 GT/s on popular FPGA platforms,” said Scott Houghton, general […]
Cryptography depends on entropy. More specifically, every cryptographic protocol requires a source of non-deterministic (random) data to seed its security algorithms. While entropy is everywhere and, per the second law of thermodynamics, always increasing, it is exceedingly hard to create an unpredictable, statistically independent, uniformly distributed and protected source of data. In other words, creating a true random number generator is quite […]
Highlights: Achieves industry-first demonstration of 32 GT/s PCIe 5.0 Digital Controller IP operation on leading FPGA platforms Expands use models for FPGAs by enabling multi-instance, PCIe 5.0 switching and bridging at 32 GT/s speeds Enhances performance and capabilities of FPGAs for use in emulation and prototyping, test and measurement, aerospace and defense, and storage and […]
The Rambus PCIe 5.0 Multi-port Switch is a customizable, multiport embedded switch for PCIe designed for ASIC and FPGA implementations enabling the connection of one upstream port and up to 31 downstream ports.
PCIe 2.1 Controller Contact Us The PCIe 2.1 Controller (formerly XpressRICH) is designed to achieve maximum PCI Express (PCIe) 2.1 performance with great design flexibility and ease of integration. It is backward compatible with the PCIe 1.1 specification. A PCIe 2.1 Controller with AXI (formerly XpressRICH-AXI) is also available. The controller delivers high-bandwidth and low-latency […]
PCIe Controller for USB4 Contact Us The PCIe Controller for USB4 (formerly XpressRICH) is a configurable and scalable PCIe controller IP designed for ASIC and FPGA implementations. There is also a PCIe Controller for USB4 with AXI version (formerly XpressRICH-AXI) with support for the AMBA AXI protocol specification. ContactProduct Briefs PCIe for USB4PCIe for USB4 […]