Rambus

At Rambus, we create cutting-edge semiconductor and IP products, providing industry-leading chips and silicon IP to make data faster and safer.

Home > You searched for DPA countermeasures > Page 8

Search Results for: DPA countermeasures

SCA Resistant Cores with DPA and FIA

SCA Resistant Cores with DPA and FIA

Contact Us

Rambus SCA (Side Channel Attack) Resistant Hardware Cores prevent against the leakage of secret cryptographic key material through DPA (Differential Power Analysis) and against sabotage through FIA (Fault Injection Attacks) when integrated into an SoC.

These superior performance cores are easily integrated into SoCs and FPGAs, providing robust side-channel resistance across different security and performance levels. The SCA Resistant Hardware Cores support industry standard classic cryptographic algorithms such as AES, 3DES, SM4, SHA-2, SHA-3, RSA, and ECC, as well as the quantum safe cryptographic algorithms ML-DSA and ML-KEM. In addition to DPA resistance, Rambus offers select accelerators with additional FIA (Fault Injection Attack) resistance. Select cores are Common Criteria and NIST FIPS 140-3 certified.

Contact Us IconContact
Download the SCA Resistant Cores Product BriefProduct Brief
SolutionDescription
QSE-IP-86 DPAFast Quantum Safe Engine for ML-KEM (CRYSTALS-Kyber) and ML-DSA (CRYSTALS-Dilithium) with DPA
PKE-IP-85-DPA(-FIA)Fast Public Key Engine with DPA or with DPA and FIA
AES-IP-3X-DPA(-FIA)AES Authenticated Encryption Accelerator with DPA or with DPA and FIA
ICE-338-DPAFast Inline Cipher Engine, AES-XTS/GCM, SM4-XTS/GCM, DPA
HMAC-SHA-256-DPAHMAC SHA-2 engine, 224 & 256 Mode, DPA
HMAC-SHA-256-512-DPAHMAC SHA-2 engine, 224, 256, 384 & 512 Mode, DPA
HMAC-IP-59-DPASHA-3 engine w/ HMAC, DPA SHA-3/SHAKE/cSHAKE/KMAC
SHA-IP-57-DPASHA-3 engine, w/o HMAC, DPA SHA-3/SHAKE/cSHAKE/KMAC

How SCA Resistant cores with DPA and FIA work

The SCA Resistant Hardware cores offer chipmakers an easy-to integrate technology-independent soft-macro security solution with built-in side-channel resistance for cryptographic functions.

The SCA Resistant Hardware Cores implement highly-efficient digital SPA, DPA, CPA, DEMA, CEMA and TA countermeasures, delivering the highest level of performance and security while meeting silicon area and power budget targets.

SCA Resistant Hardware Cores
SCA Resistant Hardware Cores

The FIA countermeasures project against effects of various (non-) invasive Fault Injection Attacks, such as voltage, clock, temperature, glitch, light, laser and EM attacks.

The soft macro SCA cores improve time-to-market through being SCA pre-validated, avoiding unpredictable and time-consuming validation cycles They are easy to integrate into various SoC and FPGA architectures and development flows, and are all designed to maximize performance versus silicon area requirements. The Rambus IP cores pass all NIST CAVP vectors.

Introduction to Side-Channel Attacks eBook

Introduction to Side-Channel Attacks

Side-channel attacks conducted against electronic gear are relatively simple and inexpensive to execute. Such attacks include simple power analysis (SPA) and Differential Power Analysis (DPA). As all physical electronic systems routinely leak information, effective side-channel countermeasures should be implemented at the design stage to ensure protection of sensitive keys and data.

Download eBook

Solution Offerings

Protecting Electronic Systems eBook thumbnail

Protecting Electronic Systems from Side-Channel Attacks

Side-channel attacks comprise a wide range of techniques including Differential Power Analysis, Simple Power Analysis, Simple Electromagnetic Analysis, Differential Electromagnetic Analysis, Correlation Power Analysis and Correlation Electromagnetic Analysis. An effective layer of side-channel countermeasures should therefore be implemented via hardware (DPA resistant cores), software (DPA resistant libraries) or both. After layered countermeasures have been implemented, systems should be carefully evaluated to confirm the cessation of sensitive side-channel leakage.

Download eBook

Inventions

Security Icon

DPA Countermeasures

DPA Countermeasures are fundamental techniques for protecting against Differential Power Analysis (DPA) and related side-channel attacks. Consisting of a broad range of software, hardware, and protocol techniques, DPA Countermeasures include reducing leakage, introducing amplitude and temporal noise, balancing hardware and software, incorporating randomness, and implementing protocol level countermeasures.

From the blog

Resources

News

Related Papers

Videos

Understanding Differential Power Analysis (DPA)
Contact Us

Related Markets & Applications

AI & Machine Learning
Automotive
Edge
Government

Licensed Countermeasures

Licensed Countermeasures

Contact Us
Rambus Security pioneered SPA and DPA, and has developed and patented the fundamental countermeasures needed to protect against these side channel attacks. We own and actively license patents covering the fundamental countermeasures for DPA attacks. A patent license from us is required to make, use, sell, offer to sell, or import products utilizing DPA countermeasures. Over 8 billion security chips are made each year with DPA countermeasures licensed from Rambus Security.
Contact Us IconContact

Countermeasure Techniques

Flexible licensing options are available, including no-cost licenses for academic research. Countermeasures to SPA and DPA are covered by our patents, and include a broad range of hardware and software-based techniques:

Leakage reduction: techniques to make the set or sequence of operations independent of the key as well as hardware and software balancing techniques to reduce variation in the power consumption for different data.

Noise introduction: techniques for adding different types of noise into the power consumption measurements available to the attacker.

Obfuscation: by keeping algorithms secret, the attacker is forced to perform reverse engineering along with power analysis. While we do not recommend this countermeasure, it is better than having no countermeasure at all.

Incorporating randomness: includes techniques for randomizing the data manipulated by the device in a way that still produces the correct result and encompasses techniques such as the masking or blinding of data and keys.

Protocol level countermeasures: are applicable when there is flexibility to modify cryptographic protocols used by the device. Protocols are modified so that secrets can be continually refreshed and updated during the lifetime of the device, protecting them from leak exposure.

Countermeasure Licensees

Many of the world’s leading technology companies license our DPA countermeasures, including:

Boeing
Brite Semiconductor
Broadcom
CEC Huada
CyOne Security
EM Microelectronic
Entrust
Epson
Infineon
Marvell
MediaTek
Microchip
Microsoft
Nvidia
Nuvoton
Qualcomm
Raytheon
Samsung
Silicon Labs
Socionext
StarChip
STMicroelectronics
Synamedia
Thales
Tiempo
Tongxin Microelectronics
Utimaco
Visa
Western Digital
Wisekey
Winbond
Xilinx

Introduction to Side-Channel Attacks eBook

Introduction to Side-Channel Attacks

Side-channel attacks conducted against electronic gear are relatively simple and inexpensive to execute. Such attacks include simple power analysis (SPA) and Differential Power Analysis (DPA). As all physical electronic systems routinely leak information, effective side-channel countermeasures should be implemented at the design stage to ensure protection of sensitive keys and data.

Download eBook

Solution Offerings

Protecting Electronic Systems eBook thumbnail

Protecting Electronic Systems from Side-Channel Attacks

Side-channel attacks comprise a wide range of techniques including Differential Power Analysis, Simple Power Analysis, Simple Electromagnetic Analysis, Differential Electromagnetic Analysis, Correlation Power Analysis and Correlation Electromagnetic Analysis. An effective layer of side-channel countermeasures should therefore be implemented via hardware (DPA resistant cores), software (DPA resistant libraries) or both. After layered countermeasures have been implemented, systems should be carefully evaluated to confirm the cessation of sensitive side-channel leakage.

Download eBook

Inventions

Security Icon

DPA Countermeasures

DPA Countermeasures are fundamental techniques for protecting against Differential Power Analysis (DPA) and related side-channel attacks. Consisting of a broad range of software, hardware, and protocol techniques, DPA Countermeasures include reducing leakage, introducing amplitude and temporal noise, balancing hardware and software, incorporating randomness, and implementing protocol level countermeasures.

Resources

News

Related Papers

Videos

Understanding Differential Power Analysis (DPA)
Contact Us

Related Markets & Applications

AI & Machine Learning
Automotive
Edge
Government

Rambus showcases DPA resistant Cryptographic Cores @ ARM TechCon 2014

ARM TechCon 2014 kicks off today in Santa Clara, California.

We’ll be at booth #206, showcasing our flagship DPA resistant cryptographic cores and software libraries. The demo shows a comparison of potential vulnerabilities of standard AES implementations in hardware and software versus DPA resistant AES core and library. The standard AES core is susceptible to DPA attacks and leaks a sufficient amount to lose valuable data, while the DPA resistant core shows no significant leakage and remains protected from side-channel attacks.

These DPA resistant cores are compatible with software-based security, such as ARM TrustZone, and provide an additional layer of protection at the hardware level for those applications that require resistance to invasive and non-invasive attacks on the device.

“All forms of electronic devices with secret keys are susceptible to side channel attacks which are low-cost, non-invasive methods for adversaries to extract the secret key of a cryptosystem,” said Ben Jun, VP and CTO at Cryptography Research, a Division of Rambus.

“That is why we developed DPA countermeasures to protect tamper-resistant devices against all forms of side channel attacks. These ready-to-use DPA resistant IP cores offer chipmakers an easy-to-integrate security solution with built-in side channel resistance for cryptographic functions across a wide range of devices and platforms.”

Booth #206 will also be hosting an interactive CryptoFirewall™ Security Core demo running on an ST set-top box development board – with a CryptoFirewall core providing the (content) decryption key. Specific demo features include differentiation, provisioning of rights using ERKs, channel change and decryption of two streams simultaneously with both displayed via picture-in-picture.

Additional demos include:

Beyond DDR4 technology for next-gen server memory: With data rates of up to 6.4 Gbps in a multi-rank, multi-DIMM system, R+ technology simplifies system design and significantly reduces overall system power requirements.

R+LPDDR3: Optimized for mobile applications, R+LPDDR3 is fully compliant with LPDDR3 and LPDDR3e specifications. When paired with theR+ LPDDR3 PHY, the DRAM is capable of supporting data rates of up to 2400 Mbps, while providing an active power reduction of up to 30% when compared to a standards-only LPDDR3 device at equivalent speed.

Can’t make to ARM TechCon 2014? You can follow the show on Twitter via the #ARMTechCon hashtag. Rambus will also be tweeting updates from booth 206 and the conference floor, so be sure to check out #rambus throughout ARM TechCon 2014.

Rambus Cryptography Research Division Launches Suite of DPA Resistant Cores Addressing the Continuing Rise in Data Theft

Enables easy-to-integrate countermeasures as further deterrent to side-channel attacks

SUNNYVALE, Calif. – September 30, 2014 – Rambus Inc. (NASDAQ:RMBS), today announced that its Cryptography Research division has introduced a family of differential power analysis (DPA) resistant cryptographic cores. As part of Rambus’ overall IP cores program, these ready-to-use IP cores offer chipmakers an easy-to-integrate security solution with built-in side channel resistance for cryptographic functions across a wide range of connected devices. Leading with high-performance AES cryptographic cores, these DPA resistant solutions provide SoC manufacturers with a seamless solution that enables them to devote resources to differentiating features and reduce implementation time.

“Instances of data theft are increasing at an alarming rate,” said Dr. Simon Blake-Wilson, vice president of Products and Marketing of the Rambus Cryptography Research division. “These threats highlight the vulnerability of valuable and sensitive data in all of our connected devices. By enhancing today’s standard cryptographic cores with robust DPA resistance, we ensure our customers have a higher level of protection with validated solutions.”

DPA attacks use variations in the electrical power consumption or RF emissions of a targeted device to derive secret keys from crypto algorithms. Many industries, including payments, content protection and defense, now require that chipsets include protection against DPA attacks. By packaging DPA countermeasures into cryptographic IP cores, robust DPA resistance can now be easily integrated into SoCs using hardware cores or software libraries. These solutions provide flexible side-channel resistance validated to different security and performance levels based on product requirements.

As one of the most widely used encryption algorithms for both commercial and government applications, the initial offering includes both 128- and 256-bit AES cryptographic cores. The product roadmap includes a full suite of solutions across all standard algorithms, such as 3DES, ECC, SHA, and government-recommended Suite B. These cores are validated to resist first- and second-order DPA attacks up to 10 million traces and can be optimized for size, speed, and security level, based on customer requirements.

Having discovered side-channel attacks, Cryptography Research scientists have developed a comprehensive portfolio of application-specific hardware core and software library solutions that chipmakers can use to build DPA resistant products. These DPA resistant solutions can be integrated into a wide range of SoCs, including power-sensitive mobile applications, highly secure anti-tampering and performance-driven multi-core processors. These cores and libraries are accompanied by a variety of tools, such as the DPA Workstation™, as well as services and system IP to help chipmakers improve system margins, reduce cost, focus on product differentiation and speed time-to-market.

Follow Rambus
Company website: rambus.com
Rambus blog: rambus.com/news-events/blog
Twitter: @rambusinc
LinkedIn: www.linkedin.com/company/rambus
Facebook: www.facebook.com/RambusInc

About Cryptography Research

Cryptography Research, a division of Rambus Inc., is a leader in semiconductor security research and development. Established by internationally renowned cryptographer Paul Kocher, Cryptography Research develops and licenses innovative technologies in areas including tamper resistance, content protection, anti-counterfeiting, network security, and financial services. Over eight billion security products are made each year under license from Cryptography Research. Security systems designed by Cryptography Research scientists and engineers protect hundreds of billions of dollars in commerce annually. Additional information is available at cryptography.com.

About Rambus Inc.

Rambus brings invention to market. Our customizable IP cores, architecture licenses, tools, services, and training improve the competitive advantage of our customer’s products while accelerating their time-to-market. Rambus products and innovations capture, secure and move data. For more information, visit rambus.com.

DPAWS UX gets a cryptographic makeover

The 2014 Cryptographic Hardware and Embedded Systems Workshop – aka CHES – kicks off in South Korea on September 23. Sponsored by the International Association for Cryptologic Research, the event was first held in Worcester, Massachusetts in 1999 at the Worcester Polytechnic Institute (WPI).

Founded by Çetin Kaya Koç and Christof Paar, the workshop focuses on the implementation of secure cryptographic algorithms facilitated by random number generators, physical unclonable function and special-purpose cryptanalytic machines.

The Cryptography Research division of Rambus will be showcasing its DPA Workstation testing platform (DPAWS) with a revamped UI at the workshop.

Essentially, DPAWS evaluates resistance to a variety of side-channel attacks (SPA, DPA, HO-DPA and EMA) across a wide number of devices and platforms including smartphones, tablets, PoS terminals, CPUs, TVs, set-top boxes, FPGAs, smart cards and NFC tech.

According to DPAWS Product Manager Gary Kenworthy, the new DPAWS UX features a highly intuitive UI paired with enhanced data visualization.

“DPAWS now offers an integrated, project-centric analytic environment specifically designed to optimize the efficiency of side-channel analysis,” Kenworthy told Rambus Press.

“Both flexible and scalable, DPAWS easily integrates with a wide range of industry tools such as Matlab, as well as Python and other scripting languages. The DPA Workstation also supports full cipher coverage (AES, RSA, ECC, DES and SHA), large dataset handling, as well as high-speed collection and analysis of billions of traces.”

As we’ve previously discussed on Rambus Press, side-channel attacks are low-cost, non-invasive methods that enable attackers to extract secret cryptographic keys from electronic devices used during normal device operations.

DPA Countermeasures, developed by the Cryptography Research division of Rambus, offer a combination of software, hardware and protocol techniques specifically designed to protect tamper-resistant devices from side-channel attacks. These include leak reduction, incorporating randomness, generating amplitude and temporal noise, as well as executing protocol-level countermeasures.

In recent years, Rambus has licensed its DPA Countermeasure technology to multiple corporations such as Broadcom, Infineon, ST Microelectronics and Samsung.

Indeed, more than eight billion devices will be manufactured in 2014 with DPA Countermeasures licensed from the Cryptography Research (CR) division of Rambus.

Interested in learning more about how Rambus is helping to secure SoCs and devices? You can read more about our DPA countermeasures here and CryptoManager platform here.

Cryptography Research and Riscure Certify Broadcom as First-Ever DPA-Resistant Set-top Box SoC

Cryptography Research and Riscure validate set-top boxes utilizing Broadcom’s BCM7538 SoC to effectively protect against side channel attacks

SAN FRANCISCO, Calif. and DELFT, The Netherlands December 19, 2013 — Cryptography Research Inc. (CRI), a division of Rambus Inc. (NASDAQ:RMBS), and Riscure today announced the certification of Broadcom’s set-top box silicon under the Differential Power Analysis (DPA) countermeasure validation program. The analysis, conducted by security evaluation firm Riscure, validates the effectiveness of DPA countermeasures to protect quality content distribution in set-top box products utilizing the Broadcom BCM7538 SoC.

“Implementing effective countermeasures to DPA is important to enable a secure foundation for content distribution,” said Dan Marotta, Broadcom executive vice president and general manager, Broadband Communications Group. “We will continue to leverage our engineering expertise to be first to market and industry leader in providing secure set-top box home networking technology to our customers and partners.”

Cryptography Research licenses DPA countermeasure technologies to protect devices against side channel attacks that can extract cryptographic keys and other sensitive data from chips in set-top boxes and other home networking products. The need to integrate more comprehensive security solutions in set-top boxes has emerged as basic content protection solutions sometimes fail to thwart today’s advanced piracy techniques. Broadcom is the first semiconductor company to provide these new DPA countermeasures across its line of set-top box SoCs.

The DPA countermeasure validation program is a certification program administered by security experts at Cryptography Research, and involves rigorous independent testing of products to evaluate resistance to side channel attacks. The testing program’s goal is to enable chip purchasers and downstream customers to identify devices with effective security. In 2012 Riscure was accredited by Cryptography Research as an independent testing lab to conduct evaluations for the DPA countermeasure validation program.

“Emerging requirements demand the highest levels of protection for premium content distribution across the broad spectrum of pay TV systems,” said Benjamin Jun, chief technology officer for Cryptography Research. “This certification demonstrates Broadcom’s dedication to implement state-of-the-art security countermeasures in its SoCs.”

“Riscure has conducted comprehensive testing of the relevant cryptographic functions deployed by the Broadcom BCM7538 SoC, which are used in pay TV set-top box applications. We are pleased to confirm that these techniques are effective in protecting against side channel attacks,” said Pascal Van Gimst, managing director of Riscure Security Labs.

The BCM7538 is now approved to display the “DPA Lock” security logo, which provides customers with assurance that devices contain DPA countermeasures which are authorized and have been rigorously tested by an independent security-testing lab.

About Cryptography Research, Inc.

Cryptography Research, Inc. (CRI), a division of Rambus Inc. (NASDAQ: RMBS), is a leader in semiconductor security research and development. Established by internationally renowned cryptographer Paul Kocher, CRI develops and licenses innovative technologies in areas including tamper resistance, content protection, anti-counterfeiting, network security, and financial services. Over seven billion security products are made each year under license from CRI. Security systems designed by CRI scientists and engineers protect hundreds of billions of dollars in commerce annually. Additional information is available at cryptography.com.

About Riscure

Riscure is a globally recognized and independent security test laboratory. Riscure is specialized in evaluating and testing the security of smart cards and connected devices that are designed to operate securely in any environment and under all circumstances. Riscure offers these services in different markets such as payment, content protection, conditional access, telecom and automotive. Besides that, Riscure develops and maintains security test tools. Inspector, Riscure’s side channel analysis and fault injection test tool is used by manufacturers and research labs to evaluate the resistance of chips against high attack potential. Additional information is available at www.riscure.com.

Rambus logo