
Designing chiplet and co-packaged optics architectures with 112G XSR SerDes
Suresh Andani, senior director of product marketing at Rambus, has written an article for Semiconductor Engineering that takes an in-depth look at how 112G XSR
Home > SerDes PHYs > Page 2

Suresh Andani, senior director of product marketing at Rambus, has written an article for Semiconductor Engineering that takes an in-depth look at how 112G XSR

In this two-part blog series based on a recent Semiconductor Engineering article, Rambus engineers Niall Sorensen and Malini Narayana Moorthi take an in-depth look at

Rambus engineers Niall Sorensen and Malini Narayana Moorthi recently wrote an article for Semiconductor Engineering that takes an in-depth look at how to overcome high-speed
HiPEAC, a European network of almost 2,000 world-class computing systems researchers, named Matthias Jung (Fraunhofer IESE), Lukas Steiner, and Norbert Wehn (TUK) as winners of

This is the most comprehensive guide to selecting and implementing a HBM2E memory IP interface solution. Frank Ferro and Joseph Rodriguez, Senior Directors Product Management

In part two of this three-part series, Semiconductor Engineering Editor in Chief Ed Sperling and Suresh Andani, Senior Director, Product Marketing and Business Development at
